

Approval Sheet

Customer	
Product Number	M4RS-8GS1A50J-B
Module speed	PC4-2400
Pin	288 pin
CI-tRCD-tRP	17-17-17
Operating Temp	-40℃~85℃
Date	26 th Oct 2018

The Total Solution For Industrial Flash Storage



1. Features

Key Parameter

Industry	Speed	Da	ta Rate MT/	S	CL	tRCD	tRP	
Nomenclature	Grade	CL=15	CL=15	CL=17	OL.	INCD	IKF	
PC4-2400	S	1866	2133	2400	17	17	17	

- JEDEC Standard 288-pin Registered Dual In-Line Memory Module
- Intend for PC4-2400 applications
- Inputs and Outputs are SSTL-12 compatible
- VDD=VDDQ= 1.2 Volt (1.14V~1.26V)
- VPP=2.5 Volt (2.375V~2.75V)
- VDDSPD=2.2-3.6V
- Low-Power auto self-refresh (LPASR)
- SDRAMs have 16 internal banks for concurrent operation (4 Bank Group of 4 banks each)
- Normal and Dynamic On-Die Termination for data, strobe and mask signals.
- Data bus inversion (DBI) for data bus

- Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the MRS
- Selectable BC4 or BL8 on-the fly (OTF)
- Gold Plating Thickness 30µ"
- · Fly-By topology
- Terminated control, command and address bus
- Programmable /CAS Latency:
 10,11,12,13,14,15,16,17,18
- Operation temperature (-40°C ~85°C)
- On-die VREFDQ generation and Calibration
- Temperature Sensor with SPD EEPROM
- Support ECC function
- RoHS and Halogen free (Section 14)



2. Environmental Requirements

DDR4 W/T RDIMMs are intended for use in standard office environments that have limited capacity for heating and air conditioning.

Symbol	Parameter	Rating	Units	Notes
TOPR	Operating Temperature (ambient)	-40 to +85	°C	3
HOPR	Operating Humidity (relative)	10 to 90	%	
TSTG	Storage Temperature	-50 to +100	°C	1
HSTG	Storage Humidity (without condensation)	5 to 95	%	1
PBAR	Barometric Pressure (operating & storage)	105 to 69	K Pascal	1, 2

Note 1 Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and device functional operation at or above the conditions indicated is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. **Note 2** Up to 9850 ft.

Note 3 The component maximum case temperature (TCASE) shall not exceed the value specified in the DDR4 DRAM component specification, JESD79-4. *Follow JEDEC spec.*

3. SDRAM Parameters by device density

RTT_Nom Setting	Paran	8Gb	Units	
ADEE!	Average periodic refresh	-40°C≦ T case ≦85 °C	7.8	μs
tREFI	interval	85°C< T case ≤95 °C	3.9	μs



4. Ordering Information

DDR4 W/T RDIMM						
Part Number	Density	Speed	DIMM	Number of	Number	ECC
i ait ivallibei	Density	Эреец	Organization	DRAM	of rank	200
M4RS-8GS1A50J-B	8GB	PC4-2400	1Gx72	9	1	Y



Pin Configurations (Front side/Back side)

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	NC	145	NC	37	vss	181	DQ29	73	VDD	217	VDD	109	vss	253	DQ41
2	VSS	146	VREFCA	38	DQ24	182	VSS	74	CK0_t	218	CK1_t	110	DQS14_t/ TDQS14_t	254	VSS
3	DQ4	147	VSS	39	VSS	183	DQ25	75	CK0_c	219	CK1_c	111	DQS14_c/ TDQS14_c	255	DQS5_c
4	VSS	148	DQ5	40	DQS12_t/ TDQS12_t	184	VSS	76	VDD	220	VDD	112	VSS	256	DQS5_t
5	DQ0	149	VSS	41	DQS12_c/ TDQS12_c	185	DQS3_c	77	VΠ	221	VTT	113	DQ46	257	VSS
6	VSS	150	DQ1	42	VSS	186	DQS3_t	78	EVENT_n	222	PARITY	114	VSS	258	DQ47
7	DQS9_t/ TDQS9_t	151	VSS	43	DQ30	187	VSS	79	A0	223	VDD	115	DQ42	259	VSS
8	DQS09_c/ TDQS9_c	152	DQS0_c	44	VSS	188	DQ31	80	VDD	224	BA1	116	VSS	260	DQ43
9	VSS	153	DQS0_t	45	DQ26	189	VSS	81	BA0	225	A10/AP	117	DQ52	261	VSS
10	DQ6	154	VSS	46	VSS	190	DQ27	82	RAS_n /A16	226	VDD	118	VSS	262	DQ53
11	VSS	155	DQ7	47	CB4	191	VSS	83	VDD	227	RFU	119	DQ48	263	VSS
12	DQ2	156	VSS	48	VSS	192	CB5	84	CS0_n	228	WE_n/ A14	120	VSS	264	DQ49
13	VSS	157	DQ3	49	CB0	193	VSS	85	VDD	229	VDD	121	DQS15_t/ TDQS15_t	265	VSS
14	DQ12	158	VSS	50	VSS	194	CB1	86	CAS_n/ A15	230	NC	122	DQS15_c/ TDQS15_c	266	DQS6_d
15	VSS	159	DQ13	51	TDQS17_t/ TDQS17_t	195	VSS	87	ODT0	231	VDD	123	VSS	267	DQS6_t
16	DQ8	160	VSS	52	DQS17_c/ TDQS17_c	196	DQS8_c	88	VDD	232	A13	124	DQ54	268	VSS
17	VSS	161	DQ9	53	VSS	197	DQS8_t	89	CS1_n	233	VDD	125	VSS	269	DQ55
18	DQS10_t/ TDQS10_t	162	VSS	54	CB6	198	VSS	90	VDD	234	A17	126	DQ50	270	VSS
19	DQS10_c/ TDQS10_c	163	DQS1_c	55	VSS	199	CB7	91	ODT1	235	NC/C2	127	VSS	271	DQ51
20	VSS	164	DQS1_t	56	CB2	200	VSS	92	VDD	236	VDD	128	DQ60	272	VSS
21	DQ14	165	VSS	57	VSS	201	CB3	93	CS2_n/C0,NC	237	CS3_n C1,NC	129	VSS	273	DQ61
22	VSS	166	DQ15	58	RESET_n	202	VSS	94	VSS	238	SA2	130	DQ56	274	VSS
23	DQ10	167	VSS	59	VDD	203	CKE1	95	DQ36	239	VSS	131	VSS	275	DQ57
24	VSS	168	DQ11	60	CKE0	204	VDD	96	VSS	240	DQ37	132	DQS16_t/ TDQS16_t	276	VSS
25	DQ20	169	VSS	61	VDD	205	RFU	97	DQ32	241	VSS	133	DQS16_c /TDQS16_c	277	DQS7_d
26	VSS	170	DQ21	62	ACT_n	206	VDD	98	VSS	242	DQ33	134	VSS	278	DQS7_f
27	DQ16	171	VSS	63	BG0	207	BG1	99	DQS13_t/ TDQ13_t	243	VSS	135	DQ62	279	VSS
28	VSS	172	DQ17	64	VDD	208	ALERT_n	100	DQS13_c/ TDQS13_c	244	DQS4_c	136	VSS	280	DQ63
29	DQS11_t/ TDQS11_t	173	VSS	65	A12/BC_n	209	VDD	101	VSS	245	DQS4_t	137	DQ58	281	VSS
30	DQS11_c/ TDQS11_c	174	DQS2_c	66	A9	210	A11	102	DQ38	246	VSS	138	VSS	282	DQ59
31	VSS	175	DQS2_t	67	VDD	211	A7	103	VSS	247	DQ39	139	SA0	283	VSS
32	DQ22	176	VSS	68	A8	212	VDD	104	DQ34	248	VSS	140	SA1	284	VDDSPI
33	VSS	177	DQ23	69	A6	213	A5	105	VSS	249	DQ35	141	SCL	285	SDA
34	DQ18	178	VSS	70	VDD	214	A4	106	DQ44	250	VSS	142	VPP	286	VPP
35	VSS	179	DQ19	71	A3	215	VDD	107	VSS	251	DQ45	143	VPP	287	VPP
36	DQ28	180	VSS	72	A1	216	A2	108	DQ40	252	VSS	144	RFU	288	VPP

NC = No Connect, RFU = Reserved for Future Use
 Address A17 is only valid for 16 Gb x4 based SDRAMs.
 RAS_n is a multiplexed function with A16.
 CAS_n is a multiplexed function with A15.
 WE_n is a multiplexed function with A14.



6. Architecture

Pin Definition

Pin Name	Description	Pin Name	Description
A0-A17 ¹	Register address input		I ² C serial bus clock for SPD/TSE and register
BAO, BA1	Register bank select input		I ² C serial bus data line for SPD/TSE and register
BG0, BG1	Register bank group select input		I ² C slave address select for SPD/TSE and register
RAS n ²	Register row address strobe input		Register parity input
CAS n ³	Register column address strobe input		SDRAM core power supply
	· ·		1 11 7
WE_n ⁴	Register write enable input		Chip ID lines for SDRAMs
CSO_n, CS1_n	DIMM Rank Select Lines input	12 V	Optional power Supply on socket but not
CS2_n, CS3_n	Dilvilvi Rank Sciect Lines inpac		used on RDIMM
CKEO, CKE1	Register clock enable lines input	VREFCA	SDRAM command/address reference supply
ODT0, ODT1	Register on-die termination control lines input	VSS	Power supply return (ground)
ACT_n	Register input for activate input	VDDSPD	Serial SPD-TSE positive power supply
DQ0-DQ63	DIMM memory data bus	ALERT_n	Register ALERT_n output
CB0-CB7	DIMM ECC check bits	VPP	SDRAM Supply
TDQS0_t-TDQS17_t	Dummy loads formixed populations of x4	<u> </u>	
TDQS0_c-TDQS17_c	based and x8 based RDIMMs.	l'	
DOS0 +_DOS17 +	Data Buffer data strobes	DMO ~ DMO ~	Data Mack
DQS0_t-DQS17_t	(positive line of differential pair)	DM0_n-DM8_n	Data Mask
DQS0 c-DQS17 c	Data Buffer data strobes	RESET n	Set Register and SDRAMs to a Known State
DQ30_C-DQ317_c	(negative line of differential pair)	KESEI_II	Set Register and SDRAINS to a Known State
DBI0_n-DBI8_n	Data Bus Inversion	EVENT_n	SPD signals a thermal event has occurred.
CK0_t, CK1_t	Register clock input	VTT	SDRAM I/O termination supply
CKU_t, CK1_t	(positive line of differential pair)	VII	SDRAW I/O termination suppry
CK0_c, CK1_c	Register clocks input	RFU	Reserved for future use
CNU_C, CNI_C	(negative line of differential pair)	NFO	Reserved for ruture use
			·

Note 1 Address A17 is only valid for 16 Gb x4 based SDRAMs.

Note 2 RAS_n is a multiplexed function with A16.


Note 3 CAS_n is a multiplexed function with A15.

Note 4 WE_n is a multiplexed function with A14.



7. Function Block Diagram:

- (8GB, 1 Rank 1Gx8 DDR4 SDRAMs)



Note: 1. The ZQ ball on each DDR4 component is connected to an external $240\Omega \pm 1\%$ resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.



8. SDRAM Absolute Maximum Ratings

Symbol	Pa	arameter	Rating	Units	Note
_	Operation Temperature Normal Operating Temp.		-40 to 85	°C	1,2
T _{OPER}			85 to 95	°C	1,3
T _{STG}	Storage Temperature		-55 to 100	°C	4,5
V _{IN,} V _{OUT}	Voltage on any pins rela	tive to Vss	-0.3 to +1.5	V	4
V _{DD}	Voltage on VDD supply relative to Vss		-0.3 to +1.5	V	4,6
V _{DDQ}	Voltage on VDDQ suppl	y relative to Vss	-0.3 to +1.5	V	4,6

Note

1. Operating Temperature TOPER is the case surface temperature on the center / top side of the DRAM.

For measurement conditions, please refer to the JEDEC document JESD51-2.

- 2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 to 85 °C under all operating conditions.
- 3. Some applications require operation of the DRAM in the Extended Temperature Range between 85 °C and 95 °C case temperature. Full specifications are supported in this range, but the following additional conditions apply:
 - a) Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 μs. It is also possible to specify a component with 1X refresh (tREFI to 7.8μs) in the Extended Temperature Range. Please refer to supplier data sheet and/or the DIMM SPD for option availability.
- b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 =0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 =0b). Please refer to the supplier data sheet and/or the DIMM SPD for Auto Self-Refresh option availability, Extended Temperature Range support and tREFI requirements in the Extended Temperature Range.
- 4. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 5. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 6. VDD and VDDQ must be within 300 mV of each other at all times;and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREF may be equal to or less than 300 mV



9. Module Absolute Maximum Ratings

Symbol	Parameter	Rating	Units	Notes
V _{IN} , V _{OUT}	Voltage on I/O pins relative to Vss	-0.3 to +1.5	V	
V _{DD}	Voltage on VDD supply relative to Vss	-0.3 to +1.5	V	1
V _{DDQ}	Voltage on VDDQ supply relative to Vss	-0.3 to +1.5	V	1
V _{PP}	Voltage on VPP supply relative to Vss	-0.3 to +3.0	V	2

Note:

- 1. VDDQ tracks with VDD; VDDQ and VDD are tied together.
- VPP must be greater than or equal to VDD at all times.



10. Operating Condition

Symbol	Parameter	Min	Nom	Max	Units	Notes
VDD	Supply Voltage	1.14	1.2	1.26	V	1
VPP	DRAM activating power supply	2.375	2.5	2.75	V	2
VREFCA(DC)	Input reference voltage command/ address bus	0.49 x VDD	0.5 x VDD	0.51 x VDD	V	3
Vтт	Termination Voltage	0.49 × VDD	0.5 × VDD	0.51 × VDD	V	4

Note:

- VDDQ tracks with VDD; VDDQ and VDD are tied together.
- VPP must be greater than or equal to VDD at all times.
- 3. VREFCA must not be greater than 0.6 x VDD. When VDD is less than 500mV, VREF may be less than or equal to 300mV.
- VTT termination voltages in excess of the specification limit adversely affect the voltage margins of command and address signals and reduce timing margins.



11. Operating, Standby, and Refresh Currents

- 8GB RDIMM (1 Rank 1Gx8 DDR4 SDRAMs)

Comple of	Dranged Conditions	Va	lue	l luite
Symbol	Proposed Conditions	IDD Max.	IPP Max.	Units
	Operating One Bank Active-Precharge Current (AL=0)CKE: High; External clock: On; tCK,			
	nRC, nRAS, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n:			
IDD0	Highbetween ACT and PRE; Command, Address, Bank Group Address, Bank Address			
	Inputs: partially toggling; Data IO: VDDQ; DM_n:stable at 1; Bank Activity: Cycling with one	279	36	mA
	bank active at a time: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode			
	Registers2;ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for			
	detail pattern			
IDD0A	Operating One Bank Active-Precharge Current (AL=CL-1)	206	26	mΛ
IDDUA	AL = CL-1, Other conditions: see IDD0	306	36	mA
	Operating One Bank Active-Read-Precharge Current (AL=0)CKE: High;			
	External clock: On; tCK, nRC, nRAS, nRCD, CL: Refer to Component		36	
	Datasheet for detail pattern; BL: 81; AL: 0; CS_n: Highbetween ACT, RD and			
IDD4	PRE; Command, Address, Bank Group Address, Bank Address Inputs, Data	405		4
IDD1	IO: partially toggling; DM_n: stableat 1; Bank Activity: Cycling with one bank	405		mA
	active at a time: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component			
	Datasheet for detail pattern			
IDDAA	Operating One Bank Active-Read-Precharge Current (AL=CL-1)	400	0.0	
IDD1A	AL = CL-1, Other conditions: see IDD1	432	36	mA
	Precharge Standby Current (AL=0)CKE: High; External clock: On; tCK, CL:			
	Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at			
IDDON	1; Command,Address, Bank Group Address, Bank Address Inputs: partially	007	07	4
IDD2N	toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banksclosed;	207	27	mA
	Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0;			
	Pattern Details: Refer to Component Datasheet for detail pattern			
IDDS	Precharge Standby Current (AL=CL-1)	06.4	07	
IDD2NA	AL = CL-1, Other conditions: see IDD2N	234	27	mA



	Precharge Standby ODT Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank			
IDD2NT	Group Address, Bank Address Inputs: partially toggling; Data IO: VSSQ;	234	27	mA
	DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT:			
	Enabled in Mode Registers2; ODT Signal: toggling according; Pattern Details:			
	Refer to Component Datasheet for detail pattern			
IDDONII	Precharge Standby Current with CAL enabled	450	07	٥
IDD2NL	Same definition like for IDD2N, CAL enabled3	153	27	mA
	Precharge Standby Current with Gear Down mode enabled			_
IDD2NG	Same definition like for IDD2N, Gear Down mode enabled3	207	27	mA
	Precharge Standby Current with DLL disabled			
IDD2ND	Same definition like for IDD2N, DLL disabled3	189	27	mA
	Precharge Standby Current with CA parity enabled			
IDD2N_par	Same definition like for IDD2N, CA parity enabled3	216	27	mA
	Precharge Power-Down Current CKE: Low; External clock: On; tCK, CL: Refer		27	
	to Component Datasheet for detail pattern; BL: 81; AL:0; CS_n: stable at 1;			
	Command, Address, Bank Group Address, Bank Address Inputs: stable at 0;	144		
IDD2P	Data IO: VDDQ; DM_n: stable at 1;			mA
	Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: stable at 0			
	Precharge Quiet Standby Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command,			
IDD2Q	Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO:	189	27	mA
	VDDQ; DM_n: stable at 1;Bank Activity: all banks closed;			
	Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0			
	Active Standby Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command,			
	Address, Bank Group Address, Bank Address Inputs: partially toggling; Data			
IDD3N	IO: VDDQ; DM_n: stable at 1;Bank Activity: all banks	324	27	mA
	open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable			
	at 0; Pattern Details:Refer to Component Datasheet			
	for detail pattern			
	 			



IDD3NA	Active Standby Current (AL=CL-1)	342	27	mA
IDDSNA	AL = CL-1, Other conditions: see IDD3N	342	21	IIIA
	Active Power-Down Current			
	CKE: Low; External clock: On; tCK, CL: sRefer to Component Datasheet for			
IDD3P	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command,	198	27	mA
IDDSF	Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO:	190	21	IIIA
	VDDQ; DM_n: stable at 1; Bank Activity: all banks open;			
	Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0			
	Operating Burst Read Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 82; AL: 0; CS_n: High between RD;			
	Command, Address, Bank Group Address, Bank Address Inputs: partially			
IDDAD	toggling ; Data IO: seamless read data burst with different	963		A
IDD4R	data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to		27	mA
	Component Datasheet for detail pattern			
IDD4D4	Operating Burst Read Current (AL=CL-1)	000	07	A
IDD4RA	AL = CL-1, Other conditions: see IDD4R	999	27	mA
IDD 4DD	Operating Burst Read Current with Read DBI	004	07	A
IDD4RB	Read DBI enabled3, Other conditions: see IDD4R	981	27	mA
	Operating Burst Write Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: High between WR;			
	Command, Address, Bank Group Address, Bank Address Inputs: partially			
IDD AM	toggling ; Data IO: seamless write data burst with different	004	07	A
IDD4W	data between one burst and the next one; DM_n: stable at 1; Bank Activity: all	801	27	mA
	banks open, WR commands cycling through banks:			
	0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT			
	Signal: stable at HIGH; Pattern Details: Refer to Component			
	Datasheet for detail pattern			
IDD WWW	Operating Burst Write Current (AL=CL-1)	0.40	07	A
IDD4WA	AL = CL-1, Other conditions: see IDD4W	846	27	mA
IDD AVE	Operating Burst Write Current with Write DBI	040	07	A
IDD4WB	Write DBI enabled3, Other conditions: see IDD4W	810	27	mA



	Operating Burst Write Current with Write CRC			
IDD4WC	Write CRC enabled3, Other conditions: see IDD4W	747	27	mA
	Operating Burst Write Current with CA Parity			
IDD4W_par	CA Parity enabled3, Other conditions: see IDD4W	891	27	mA
	Burst Refresh Current (1X REF)			
	CKE: High; External clock: On; tCK, CL, nRFC: Refer to Component Datasheet			
	for detail pattern; BL: 81; AL: 0; CS_n: High between			
	REF; Command, Address, Bank Group Address, Bank Address Inputs: partially			
IDD5B		1791	162	mA
	toggling; Data IO: VDDQ; DM_n: stable at 1; Bank			
	Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: stable at 0; Pattern Details:			
	Refer to Component Datasheet for detail pattern			
IDD5F2	Burst Refresh Current (2X REF)	1251	135	mA
IDDSF2	tRFC=tRFC_x2, Other conditions: see IDD5B	1231	133	IIIA
	Burst Refresh Current (4X REF)			
IDD5F4	tRFC=tRFC_x4, Other conditions: see IDD5B	1053	126	mA
	Self Refresh Current: Normal Temperature Range			
	TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE:			
	Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer			
IDD6N	to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command,	207	36	mA
	Address, Bank Group Address, Bank Address, Data IO:			
	High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer			
	and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL			
	Self-Refresh Current: Extended Temperature Range)			
	TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE:			
	Low; External clock: Off; CK_t and CK_c: LOW; CL:			
	Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n,			
IDD6E	Command, Address, Bank Group Address, Bank Address, Data	306	45	mA
	IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh			
	operation; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: MID-LEVEL			



IDD6R	Self-Refresh Current: Reduced Temperature Range TCASE: 0 - TBD (~35-45)°C; Low Power Array Self Refresh (LP ASR): Reduced4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address,	144	45	mA
	Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MID-LEVEL			
IDD6A	Auto Self-Refresh Current TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Auto4; Partial Array Self-Refresh (PASR): Full Array; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Auto Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MID-LEVEL	198	45	mA
IDD7	Operating Bank Interleave Read Current CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: CL-1; CS_n: High between ACT and RDA; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; DataIO: read data bursts with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: two times interleaved cycling through banks (0, 1,7) with different addressing; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	1287	81	mA
IDD8	Maximum Power Down Current TBD	99	27	mA



12. Timing Parameters

Clock Timing				
Parameter	Symbol	MIN	MAX	Units
Minimum Clock Cycle Time (DLL off mode)	tCK (DLL_OFF)	8	20	ns
Average Clock Period	tCK(avg)	0.833	<0.938	ns
Average high pulse width	tCH(avg)	0.48	0.52	tCK(avg)
Average low pulse width	tCL(avg)	0.48	0.52	tCK(avg)
Absolute Clock Period	tCK(abs)	tCK(avg)min + tJIT(per)min_ to t	tCK(avg)m ax + tJIT(per)m ax_tot	tCK(avg)
Absolute clock HIGH pulse width	tCH(abs)	0.45	-	tCK(avg)
Absolute clock LOW pulse width	tCL(abs)	0.45	-	tCK(avg)
Clock Period Jitter- total	JIT(per)_tot	-42	42	ps
Clock Period Jitter- deterministic	JIT(per)_dj	-21	21	ps
Clock Period Jitter during DLL lock-ing period	tJIT(per, lck)	-33	33	ps
Cycle to Cycle Period Jitter	tJIT(cc)_to-tal	8	3	ps
Cycle to Cycle Period Jitter during DLL locking period	tJIT(cc, lck)	6	7	ps
Duty Cycle Jitter	tJIT(duty)	TBD	TBD	ps
Cumulative error across 2 cycles	tERR(2per)	-61	61	ps
Cumulative error across 3 cycles	tERR(3per)	-73	73	ps
Cumulative error across 4 cycles	tERR(4per)	-81	81	ps
Cumulative error across 5 cycles	tERR(5per)	-87	87	ps
Cumulative error across 6	tERR(6per)	-92	92	ps



		1		
cycles				
Cumulative error across 7 cycles	tERR(7per)	-97	97	ps
Cumulative error across 8 cycles	tERR(8per)	-101	101	ps
Cumulative error across 9 cycles	tERR(9per)	-104	104	ps
Cumulative error across 10 cycles	tERR(10per)	-107	107	ps
Cumulative error across 11 cycles	tERR(11per)	-110	110	ps
Cumulative error across 12 cycles	tERR(12per)	-112	112	ps
Cumulative error across 13 cycles	tERR(13per)	-114	114	ps
Cumulative error across 14 cycles	tERR(14per)	-116	116	ps
Cumulative error across 15 cycles	tERR(15per)	-118	118	ps
Cumulative error across 16 cycles	tERR(16per)	-120	120	ps
Cumulative error across 17 cycles	tERR(17per)	-122	122	ps
Cumulative error across 18 cycles	tERR(18per)	-124	124	ps
Cumulative error across n = 13, 14 49, 50 cycles	tERR(nper)	tERR(nper)min = ((1 + 0.68ln(n)) * tJIT(per)_total min) tERR(nper)max = ((1 + 0.68ln(n))) * tJIT(per)_total max)		ps
Command and Address setup time to CK_t, CK_c referenced to Vih(ac) / Vil(ac) levels	tIS(base)	62	-	ps
Command and Address setup time to CK_t, CK_c referenced to Vref levels	tIS(Vref)	162	-	ps
Command and Address hold time to CK_t, CK_c referenced	tIH(base)	87	-	ps



-				
to Vih(dc) / Vil(dc) levels				
Command and Address hold time to CK_t, CK_c referenced to Vref levels	tIH(Vref)	162	-	ps
Control and Address Input pulse width for each input	tIPW	410	-	ps
Command and Address Timing				
Parameter	Symbol	MIN	MAX	Units
CAS_n to CAS_n command delay for same bank group	tCCD_L	max(5 nCK, 5 ns)	-	nCK
CAS_n to CAS_n command delay for different bank group	tCCD_S	4	-	nCK
ACTIVATE to ACTIVATE Command delay to different bank group for 2KB page size	tRRD_S(2K)	Max(4nCK,5.	-	nCK
ACTIVATE to ACTIVATE Command delay to different bank group for 2KB page size	tRRD_S(1K)	Max(4nCK,3.	-	nCK
ACTIVATE to ACTIVATE Command delay to different bank group for 1/ 2KB page size	tRRD_S(1/ 2K)	Max(4nCK,3. 3ns)	-	nCK
ACTIVATE to ACTIVATE Command delay to same bank group for 2KB page size	tRRD_L(2K)	Max(4nCK,6.	-	nCK
ACTIVATE to ACTIVATE Command delay to same bank group for 1KB page size	tRRD_L(1K)	Max(4nCK,4. 9ns)	-	nCK
ACTIVATE to ACTIVATE Command delay to same bank group for 1/2KB page size	tRRD_L(1/ 2K)	Max(4nCK,4. 9ns)	-	nCK
Four activate window for 2KB page size	tFAW_2K	Max(28nCK,3 0ns)	-	ns
Four activate window for 1KB page size	tFAW_1K	Max(20nCK,2 1ns)	-	ns
Four activate window for 1/2KB page size	tFAW_1/2K	Max(16nCK,1 3ns)	-	ns



-				
Delay from start of internal				
write transaction to internal		max(2nCK,2.		
read com-mand for different	tWTR_S	5ns)	-	
bank group				
Delay from start of internal				
write transaction to internal		max(4nCK,7.		
read com-mand for same	tWTR_L	5ns)	-	
bank group				
Internal READ Command to		max(4nCK,7.		
PRE-CHARGE Command delay	tRTP	5ns)	-	
WRITE recovery time	tWR	15	-	ns
·		tWR+max		
Write recovery time when	tWR_CRC _DM	(5nCK,3.75ns	-	ns
CRC and DM are enabled)		-
delay from start of internal		,		
write transaction to internal		tWTR_S+ma		
read com-mand for different	tWTR_S_C RC_DM	х	_	ns
bank group with both CRC and	twin_5_c nc_bivi	(5nCK,3.75ns		113
DM enabled)		
delay from start of internal				
write transaction to internal		tWTR_L+max		
read com-mand for same	tWTR_L_C RC_DM	(5nCK,3.75ns		ns
bank group with both CRC and	twin_t_c ite_bivi	(31100,3.73113	_	113
DM enabled		,		
DLL locking time	+DLI K	768	-	nCV
	tDLLK	700	-	nCK
Mode Register Set command	tMRD	8	-	nCK
cycle time		may/24nCV 1		
Mode Register Set command up-date delay	tMOD	max(24nCK,1	-	
<u> </u>		5ns)		
Multi-Purpose Register	tMPRR	1	-	nCK
Recovery Time		******		
Multi Purpose Register Write	tWR_MPR	tMOD (min)	-	-
Re-covery Time		+ AL + PL		
Auto precharge write recovery	tDAL(min)	Programmed WR + roundup (tRP		nCK
+ precharge time		/ tCK	(avg))	
DQ0 or DQL0 driven to 0	tPDA_S	0.5	-	UI
set-up time to first DQS rising				



edge				
DQ0 or DQL0 driven to 0 hold				
time from last DQS fall-ing	tPDA_H	0.5	-	UI
edge				
CS_n to Command Address Late	ncy			
CS_n to Command Address	4641	F		
Laten-cy	tCAL	5	-	nCK
DRAM Data Timing				
DQS_t,DQS_c to DQ skew, per				tCK(avg)
group, per access	tDQSQ	-	0.16	/2
DQ output hold time from				tCK(avg)
DQS_t,DQS_c	tQH	0.78	-	/2
Data Valid Window per				
device: tQH - tDQSQ for a	tDVWd	0.64	-	UI
device				
Data Valid Window per				
device, per pin: tQH - tDQSQ	tDVWp	0.72	-	UI
each device's out-put		•=		
Data Strope Liming				
Data Strobe Timing DOS t DOS c differential				
DQS_t, DQS_c differential	tRPRE	0.9	-	tCK
DQS_t, DQS_c differential READ Preamble	tRPRE	0.9	-	tCK
DQS_t, DQS_c differential READ Preamble DQS_t, DQS_c differential	tRPRE tRPST	0.9	-	tCK tCK
DQS_t, DQS_c differential READ Preamble DQS_t, DQS_c differential READ Postamble			-	
DQS_t, DQS_c differential READ Preamble DQS_t, DQS_c differential READ Postamble DQS_t,DQS_c differential			- - -	
DQS_t, DQS_c differential READ Preamble DQS_t, DQS_c differential READ Postamble DQS_t,DQS_c differential output high time	tRPST	0.33	-	tCK
DQS_t, DQS_c differential READ Preamble DQS_t, DQS_c differential READ Postamble DQS_t,DQS_c differential output high time DQS_t,DQS_c differential	tRPST	0.33	- - -	tCK
DQS_t, DQS_c differential READ Preamble DQS_t, DQS_c differential READ Postamble DQS_t,DQS_c differential output high time DQS_t,DQS_c differential output low time	tRPST tQSH	0.33	-	tCK tCK
DQS_t, DQS_c differential READ Preamble DQS_t, DQS_c differential READ Postamble DQS_t,DQS_c differential output high time DQS_t,DQS_c differential output low time DQS_t, DQS_c differential	tRPST tQSH	0.33	- - -	tCK tCK
DQS_t, DQS_c differential READ Preamble DQS_t, DQS_c differential READ Postamble DQS_t,DQS_c differential output high time DQS_t,DQS_c differential output low time DQS_t, DQS_c differential WRITE Preamble	tRPST tQSH tQSL	0.33 0.4 0.4	- - -	tCK tCK
DQS_t, DQS_c differential READ Preamble DQS_t, DQS_c differential READ Postamble DQS_t,DQS_c differential output high time DQS_t,DQS_c differential output low time DQS_t, DQS_c differential WRITE Preamble DQS_t, DQS_c differential	tRPST tQSH tQSL	0.33 0.4 0.4	- - -	tCK tCK
DQS_t, DQS_c differential READ Preamble DQS_t, DQS_c differential READ Postamble DQS_t,DQS_c differential output high time DQS_t,DQS_c differential output low time DQS_t, DQS_c differential WRITE Preamble DQS_t, DQS_c differential WRITE Postamble	tRPST tQSH tQSL tWPRE	0.33 0.4 0.4 0.9	- - -	tCK tCK tCK
DQS_t, DQS_c differential READ Preamble DQS_t, DQS_c differential READ Postamble DQS_t,DQS_c differential output high time DQS_t,DQS_c differential output low time DQS_t, DQS_c differential WRITE Preamble DQS_t, DQS_c differential WRITE Postamble DQS_t and DQS_c	tRPST tQSH tQSL tWPRE tWPST	0.33 0.4 0.4 0.9	- - -	tCK tCK tCK tCK
DQS_t, DQS_c differential READ Preamble DQS_t, DQS_c differential READ Postamble DQS_t,DQS_c differential output high time DQS_t,DQS_c differential output low time DQS_t, DQS_c differential WRITE Preamble DQS_t, DQS_c differential WRITE Postamble DQS_t and DQS_c low-impedance time	tRPST tQSH tQSL tWPRE	0.33 0.4 0.4 0.9	- - - -	tCK tCK tCK
DQS_t, DQS_c differential READ Preamble DQS_t, DQS_c differential READ Postamble DQS_t,DQS_c differential output high time DQS_t,DQS_c differential output low time DQS_t, DQS_c differential WRITE Preamble DQS_t, DQS_c differential WRITE Postamble DQS_t and DQS_c low-impedance time (Referenced from RL-1)	tRPST tQSH tQSL tWPRE tWPST	0.33 0.4 0.4 0.9	- - - - 175	tCK tCK tCK tCK
DQS_t, DQS_c differential READ Preamble DQS_t, DQS_c differential READ Postamble DQS_t,DQS_c differential output high time DQS_t,DQS_c differential output low time DQS_t, DQS_c differential WRITE Preamble DQS_t, DQS_c differential WRITE Postamble DQS_t and DQS_c low-impedance time (Referenced from RL-1) DQS_t and DQS_c	tRPST tQSH tQSL tWPRE tWPST	0.33 0.4 0.4 0.9	- - - - - 175	tCK tCK tCK tCK
DQS_t, DQS_c differential READ Preamble DQS_t, DQS_c differential READ Postamble DQS_t,DQS_c differential output high time DQS_t,DQS_c differential output low time DQS_t, DQS_c differential WRITE Preamble DQS_t, DQS_c differential WRITE Postamble DQS_t and DQS_c low-impedance time (Referenced from RL-1)	tRPST tQSH tQSL tWPRE tWPST	0.33 0.4 0.4 0.9	175	tCK tCK tCK tCK



DQS_t, DQS_c differential input low pulse width	tDQSL	0.46	0.54	tCK
DQS_t, DQS_c differential input high pulse width	tDQSH	0.46	0.54	tCK
DQS_t, DQS_c rising edge to CK_t, CK_c rising edge (1 clock preamble)	tDQSS	-0.27	0.27	tCK
DQS_t, DQS_c falling edge setup time to CK_t, CK_c rising edge	tDSS	0.18	-	tCK
DQS_t, DQS_c falling edge hold time from CK_t, CK_c rising edge	tDSH	0.18	-	tCK
DQS_t, DQS_c rising edge output timing locatino from rising	tDQSCK (DLL On)	-175	175	ps
DQS_t, DQS_c rising edge output variance window per DRAM	tDQSCKI (DLL On)		290	ps
MPSM Timing				
Command path disable delay upon MPSM entry	tMPED	tMOD(min) + tCPDED(min)	-	
Valid clock requirement after MPSM entry	tCKMPE	tMOD(min) + tCPDED(min)	-	
Valid clock requirement before MPSM exit	tCKMPX	tCKSRX(min)		
Exit MPSM to commands not requiring a locked DLL	tXMP	txs(imin)		
Exit MPSM to commands requiring a locked DLL	tXMPDLL	tXMP(min) + tXSDLL(min)		
CS setup time to CKE	tMPX_S	tISmin + tIHmin	-	
Calibration Timing				
Power-up and RESET calibration time	tZQinit	1024	-	nCK
Normal operation Full calibration time	tZQoper	512	-	nCK



Normal operation Short calibration time	tZQCS	128	-	nCK
Reset/Self Refresh Timing				
Exit Reset from CKE HIGH to a valid command	command tXPR	max (5nCK,tRFC(min)+ 10ns)	-	
Exit Self Refresh to commands not requiring a locked DLL	tXS	tRFC(min)+1 Ons	-	
SRX to commands not requiring a locked DLL in Self Refresh ABORT	tX-S_ABORT(min)	tRFC4(min)+ 10ns	-	
Exit Self Refresh to ZQCL,ZQCS and MRS (CL,CWL,WR,RTP and Gear Down)	tXS_FAST (min)	tRFC4(min)+ 10ns	-	
Exit Self Refresh to commands re-quiring a locked DLL	tXSDLL	tDLLK(min)	-	
Minimum CKE low width for Self re-fresh entry to exit timing	tCKESR	tCKE(min)+1 nCK	-	
Minimum CKE low width for Self re-fresh entry to exit timing with CA Parity enabled	tCKESR_ PAR	tCKE(min)+ 1nCK+PL	-	
Valid Clock Requirement after Self Refresh Entry (SRE) or Power- Down Entry (PDE)	tCKSRE	max(5nCK,10	-	
Valid Clock Requirement after Self Refresh Entry (SRE) or Power- Down when CA Parity is enabled	tCKS-RE_PAR	max (5nCK,10ns) +PL	-	
Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit	tCKSRX	max(5nCK,10 ns)	-	
Power Down Timing				
Exit Power Down with DLL on to any valid command;Exit	tXP	(4nCK,6ns)	-	



Precharge Power Down with				
DLL frozen to commands not				
requiring a locked DLL				
CVF maining and a middle	+CKE	max (3nCK,		
CKE minimum pulse width	tCKE	5ns)	-	
Command pass disable delay	tCPDED	4	-	nCK
Power Down Entry to Exit		101/5/	0*:055	
Timing	tPD	tCKE(min)	9*tREFI	
Timing of ACT command to		_		O.V.
Power Down entry	tACTPDEN	2	-	nCK
Timing of PRE or PREA				
command to Power Down	tPRPDEN	2	-	nCK
entry				
Timing of RD/RDA command		DI 4.4		O.V.
to Power Down entry	tRDPDEN	RL+4+1	-	nCK
Timing of WR command to)		
Power Down entry (BL8OTF,	tWRPDEN	WL+4+(tWR/	-	nCK
BL8MRS, BC4OTF)		tCK(avg))		
Timing of WRA command to				
Power Down entry (BL8OTF,	tWRAPDEN	WL+4+WR+1	-	nCK
BL8MRS, BC4OTF)				
Timing of WR command to	ALANDO DOADEN	WL+2+(tWR/		C!/
Power Down entry (BC4MRS)	tWRP-BC4DEN	tCK(avg))	-	nCK
Timing of WRA command to	+\\/\DAD_DC4DEN	\\\\ \ 2 \\\\D \ 1		»CV
Power Down entry (BC4MRS)	tWRAP-BC4DEN	WL+2+WR+1	-	nCK
Timing of REF command to	tREFPDEN	2		nCK
Power Down entry	INEFPDEN	2	-	IICK
Timing of MRS command to	tMRSPDEN	tMOD(min)		
Power Down entry	LIVIKSPDEN	tiviod(min)	-	
PDA Timing				
Mode Register Set command	+NADD DDA	max(16nCK,1		
cycle time in PDA mode	tMRD_PDA	Ons)		
Mode Register Set command	+NAOD DDA	tMOD		
up-date delay in PDA mode	tMOD_PDA	LIVI	OD	
ODT Timing				
Asynchronous RTT turn-on	tAONAS	1.0	9.0	ns
delay (Power-Down with DLL	LACIVAS	1.0	9.0	113



frozen)				
Asynchronous RTT turn-off				
delay (Power-Down with DLL	tAOFAS	1.0	9.0	ns
frozen)				
RTT dynamic change skew	tADC	0.3	0.7	tCK(avg)
Write Leveling Timing				
First DQS_t/DQS_n rising edge				
af-ter write leveling mode is	tWLMRD	40	-	nCK
pro-grammed				
DQS_t/DQS_n delay after				
write lev-eling mode is	tWLDQSEN	25	-	nCK
programmed				
Write leveling setup time				
from rising CK_t, CK_c		0.40		. 0.//
crossing to rising	tWLS	0.13	-	tCK(avg)
DQS_t/DQS_n crossing				
Write leveling hold time from				
rising DQS_t/DQS_n crossing	tWLH	0.13	-	tCK(avg)
to rising CK_t, CK_ crossing				
Write leveling output delay	tWLO	0	9.5	ns
Write leveling output error	tWLOE			ns
CA Parity Timing				
Commands not guaranteed to	+DAD LIN KNIOWN		DI	
be executed during this time	tPAR_UN-KNOWN	-	PL	
Delay from errant command	+DAD ALED T ON		DI . C	
to ALERT_n assertion	tPAR_ALER T_ON	-	PL+6ns	
Pulse width of ALERT_n signal	+DAD ALED T DW/	72	144	nCV
when asserted	tPAR_ALER T_PW	72	144	nCK
Time from when Alert is				
asserted till controller must				
start providing DES	tPAR_ALER T_RSP	-	64	nCK
commands in Persistent CA				
parity mode				
Parity Latency	PL	!	5	nCK
CRC Error Reporting				
CRC error to ALERT_n latency	tCRC_ALER T	3	13	ns
CRC ALERT_n pulse width	CRC_ALER T_PW	6	10	nCK




trefi					
tRFC1 (min)	2Gb	160	-	ns	
	4Gb	260	-	ns	
	8Gb	350	-	ns	
	16Gb	550	-	ns	
tRFC2 (min)	2Gb	110	-	ns	
	4Gb	160	-	ns	
	8Gb	260	-	ns	
	16Gb	350	-	ns	
tRFC3 (min)	2Gb	90	-	ns	
	4Gb	110	-	ns	
	8Gb	160	-	ns	
	16Gb	260	-	ns	



13. PACKAGE DIMENSION

- (8GB, 1 Rank 1Gx8 DDR4 base RDIMM)



Note: All dimensions are in millimeters (mils) and should be kept within a tolerance of ± 0.15 (6), unless otherwise specified.



14. RoHS Declaration

innodisk

宜鼎國際股份有限公司

Page 1/1

Innodisk Corporation

Tel:(02)7703-3000 Fax:(02) 7703-3555 Internet: http://www.innodisk.com/

ROHS 自我宣告書(RoHS Declaration of Conformity)

Manufacturer Product: All Innodisk EM Flash and Dram products

一、宣鼎國際股份有限公司(以下稱本公司)特此保證售予責公司之所有產品,皆符合歐盟 2011/65/EU及(EU) 2015/863 關於 RoHS 之規範要求。

Innodisk Corporation declares that all products sold to the company, are complied with European Union RoHS Directive (2011/65/EU) and (EU) 2015/863 requirement.

二、本公司同意因本保證書或與本保證書相關事宜有所爭議時,雙方宜友好協商,達成協議。 Innodisk Corporation agrees that both parties shall settle any dispute arising from or in connection with this Declaration of Conformity by friendly negotiations.

Name of hazardous substance	Limited of RoHS ppm (mg/kg)		
鉛 (Pb)	< 1000 ppm		
汞 (Hg)	< 1000 ppm		
鍋 (Cd)	< 100 ppm		
六價鉻(Cr 6+)	< 1000 ppm		
多溴聯苯 (PBBs)	< 1000 ppm		
多溴二苯醚 (PBDEs)	二苯醚 (PBDEs) < 1000 ppm		
鄰苯二甲酸二(2-乙 基己 基)酯 (DEHP)	< 1000 ppm		
鄰苯二甲酸丁酯苯甲酯 (BBP)	(BBP) < 1000 ppm		
第二甲酸二丁酯 (DBP)			
鄰苯二甲酸二異丁酯 (DIBP)	< 1000 ppm		

立 保 證 書 人 (Guarantor)

Company name 公司名稱: Innodisk Corporation 宜鼎國際股份有限公司

Company Representative 公司代表人: Randy Chien 簡川勝

Company Representative Title 公司代表人職稱: Chairman 董事長

Date 日 期: 2017 / 01 / 18







Revision Log

Rev	Date	Modification
0.1	26 th Oct 2018	Preliminary Edition
1.0	26 th Oct 2018	Official Released