<u>電氣規格書</u>



Released Date:2018/08/01-05:31:22



SPECIFICATION

FSP250-60RCB

1U Redundant Power Supply

<u>Rev1.0</u>





台灣桃園市桃園區建國東路22號 統一編號:84239055 No. 22, Jianguo E. Rd., Taoyuan Dist., Taoyuan City 330, Taiwan (R.O.C) TEL:+886-3-375-9888 Website:www.FSP-group.com FAX:+886-3-375-6966 Email:sales@fsp-group.com.tw

| Rev. | Description of Changes | Author / Owner | Date |
|------|------------------------|----------------|------------|
| 1.0 | Public release | Jack Wu | 2018/06/19 |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |

REV :1.0

FSP Confidential

Page 2 of 22



| CC | DNTENTS | 3 |
|----|---|----|
| 1. | PURPOSE | 5 |
| 2. | DEFINITIONS/TERMS/ACRONYMS | 6 |
| 3. | MECHANICAL OVERVIEW | 7 |
| | 3.1 Temperature Requirements | |
| - | 3.2 Fan Speed Control | 7 |
| | 3.3 Relative Humidity | 7 |
| 4. | AC INPUT REQUIREMENTS | 8 |
| | 4.1 AC INLET CONNECTOR | |
| 4 | 4.2 Redundant AC Inlets | 8 |
| 4 | 4.3 AC INPUT VOLTAGE SPECIFICATION | 8 |
| 4 | 4.4 Power Factor | 8 |
| 4 | 4.5 Input Under Voltage | 8 |
| | 4.5.1 Voltage Hold-up Time | |
| 4 | 4.6 EFFICIENCY | 9 |
| | 4.7 AC Line Dropout | |
| | 4.8 AC LINE FUSE | |
| | 4.9 AC INRUSH | |
| | 4.10 AC Line Transient Specification | |
| 4 | 4.11 AC LINE FAST TRANSIENT SPECIFICATION | 10 |
| 5. | DC OUTPUT SPECIFICATION | 11 |
| - | 5.1 Output Power/Currents | 11 |
| | 5.1.1 Standby Outputs | 11 |
| - | 5.2 Voltage Regulation | 11 |
| - | 5.3 CROSS REGULATION | 12 |
| - | 5.4 DYNAMIC LOADING | 13 |
| | 5.5 CAPACITIVE LOADING | |
| | 5.6 RIPPLE / NOISE | |
| | 5.7 LOAD SHARING | |
| | 5.8 Hot Swap Requirements | |
| | 5.9 TIMING REQUIREMENTS | |
| - | 5.10 PSKILL INPUT SIGNAL | 17 |
| 6. | PROTECTION CIRCUITS | 18 |
| (| 5.1 240VA PROTECTION | 18 |
| (| 5.1.1 Over Current and Short Circuit Protection | 18 |
| | 5.2 Over Voltage Protection | |
| (| 5.3 Over Temperature Protection | 19 |
| 7. | CONTROL AND INDICATOR FUNCTIONS | 20 |
| | 7.1 PSON# | 20 |
| | | |

FSP Confidential

Page 3 of 22



| POWER NEVER ENDS | FSP250-60RCB | 1U Redundant Power Supply |
|--|--------------|---------------------------|
| 7.2 PWOK (POWER OK) | | |
| 7.3 Alarm Sound (RESET BUTTON) | | |
| 7.4 POWER FAIL SIGNAL (PS_H & PS_L) (OPTIONAL) | | |
| 8 MTBF | •••••• | |

REV :1.0

FSP Confidential

Page 4 of 22



This Power Supply Design Guide defines a common redundant power sub-system for use in Pedestal servers and workstation systems. The power sub-system is made up of a cage (with a power distribution board) and hot-swap redundant power modules. This design guide covers the mechanical and electrical requirements of this power sub-system, which may range from 250 watts and is used in a hot-swap redundant configuration. The parameters of this supply are defined in this design guide for open industry use.

REV :1.0

FSP Confidential

Page 5 of 22



2. Definitions/Terms/Acronyms

| Required | The status given to items within this design guide, which are required to meet SSI guidelines and a large majority of system applications. |
|------------------------|--|
| Recommended | The status given to items within this design guide which are not required to meet SSI guidelines, however, are required by many system applications. |
| Optional | The status given to items within this design guide, which are not required to meet SSI guidelines, however, some system applications may optionally use these features. |
| Autoranging | A power supply that automatically senses and adjusts itself to the proper input voltage range (110 VAC or 220 VAC). No manual switches or manual adjustments are needed. |
| CFM | Cubic Feet per Minute (airflow). |
| Dropout | A condition that allows the line voltage input to the power supply to drop to below the minimum operating voltage. |
| Latch Off | A power supply, after detecting a fault condition, shuts itself off. Even if the fault condition disappears, the supply does not restart unless manual or electronic intervention occurs. Manual intervention commonly includes briefly removing and then reconnecting the supply, or it could be done through a switch. Electronic intervention could be done by electronic signals in the Server System. |
| Monotonically | A waveform changes from one level to another in a steady fashion, without intermediate retracement or oscillation. |
| Noise | The periodic or random signals over frequency band of 0 Hz to 20 MHz. |
| Overcurrent | A condition in which a supply attempts to provide more output current than the amount for which it is rated. This commonly occurs if there is a "short circuit" condition in the load attached to the supply. |
| PFC | Power Factor Corrected. |
| Ripple | The periodic or random signals over a frequency band of 0 Hz to 20 MHz. |
| Rise Time | Rise time is defined as the time it takes any output voltage to rise from 10% to 95% of its nominal voltage. |
| Sag | The condition where the AC line voltage drops below the nominal voltage conditions. |
| Surge | The condition where the AC line voltage rises above nominal voltage. |
| VSB or Standby Voltage | An output voltage that is present whenever AC power is applied to the AC inputs of the supply. |
| MTBF | Mean time between failure |
| РЖОК | A typical logic level output signal provided by the supply that signals the Server System that all DC output voltages are within their specified range. |

Table 1:

REV :1.0

FSP Confidential



3. Mechanical Overview

The 1U mini redundant is a power sub-system made up of a cage and redundant, hot swappable power supply modules. The cage is intended to be mounted in the system and not redundant or hot swappable. The exterior face of the cage accepts hot swappable power supply modules. The distribution board within the cage distributes output power from the modules to a wire harness. Cooling fans, EMI filtering, and IEC inlet connector(s) may be located in the modules.

Dimensions: 106mm (W) \times 41.3mm (H) \times 260mm (L)

3.1 Temperature Requirements

The operation ambient temperature shall be 0°C to 50°C.

The non-operation ambient temperature shall be -20°C to 80°C.

3.2 Fan Speed Control

The power supply have fan speed control circuit to reduce acoustic noise.

3.3 Relative Humidity

Operating: 5% to 90 % relative humidity (non-condensing) Non-operating: 5% to 90 % relative humidity (non-condensing)

REV :1.0

FSP Confidential

Page 7 of 22



4. AC Input Requirements

The power supply modules shall incorporate universal power input with active power factor correction, which shall reduce line harmonics in accordance with the EN61000-3-2 and JEIDA MITI standards.

4.1 AC Inlet Connector

The AC input connector shall be an IEC 320 C-14 power inlet. This inlet is rated for 10A/250 VAC.

4.2 Redundant AC Inlets

The power supply assembly have dual redundant AC inlets. The power supply shall be able to operate over its full, specified range of requirements with either or both AC input powered. If there is a loss of one AC inlet the power supplies shall continue to operate with no interruption of performance. It is required that all redundant power supply modules be present to support redundant AC inlets.

4.3 AC Input Voltage Specification

The power supply must operate within all specified limits over the following input voltage range. Harmonic distortion of up to 10% THD must not cause the power supply to go out of specified limits. The power supply shall operate properly at 85 VAC input voltage to guarantee proper design margins.

| Table Z. AC Ilipul Ralling | | | | | | | |
|----------------------------|-------|--------------|----------|--|--|--|--|
| PARAMETE | MIN | RATED | МАХ | | | | |
| Voltage | 90 | 100-127 Vrms | 140 Vrms | | | | |
| Voltage | 180 | 200-240 Vrms | 264 Vrms | | | | |
| Frequency | 47 Hz | | 63 Hz | | | | |

Table 2: AC Input Rating

4.4 Power Factor

The power factor shall be greater than 0.95 at full load / 100 Vrms input voltage conditions , and 0.9 at full load / 240Vrms input voltage conditions

4.5 Input Under Voltage

The power supply shall contain protection circuitry such that application of an input voltage below the minimum specified in section 4.3 shall not cause damage to the power supply.

4.5.1 Voltage Hold-up Time

The power supply holdup time requirements to 100% of maximum load.

REV :1.0

FSP Confidential

Page 8 of 22



Efficiency shall be tested at AC input voltages of 115VAC and 230VAC. And only insert one power module into the power cage. The voltage should measure on the back plane.

Table 3: 300W Efficiency

| Loading | +12V1 | +12V2 | +5V | +3.3V | -12V | +5Vsb | Efficiency |
|-----------|-------|-------|-----|-------|------|-------|------------|
| Full Load | 7.77 | 7.77 | 6.2 | 6.92 | 0.28 | 1.11 | 82.00% |

4.7 AC Line Dropout

An AC line dropout is defined to be when the AC input drops to 0 VAC at any phase of the AC line for any length of time. During an AC dropout of one cycle or less the power supply must meet dynamic voltage regulation requirements up to 75% of the rated output load. An AC line dropout of one cycle or less shall not cause any tripping of control signals or protection circuits. If the AC dropout lasts longer than one cycle or the load is greater than 75%, the power supply should recover and meet all turn on requirements. The power supply must meet the AC dropout requirement over rated AC voltages, frequencies, and output loading conditions. Any dropout of the AC line shall not cause damage to the power supply. In the case of redundant AC inputs, the AC line dropout may occur on either or both AC inlet.

4.8 AC Line Fuse

The power supply shall incorporate one input fuse on the LINE side for input over-current protection to prevent damage to the power supply and meet product safety requirements. Fuses should be slow blow type or equivalent to prevent nuisance trips. AC inrush current shall not cause the AC line fuse to blow under any conditions. All protection circuits in the power supply shall not cause the AC fuse to blow unless a component in the power supply has failed. This includes DC output load short conditions.

4.9 AC Inrush

An additional inrush current limit is recommended for some system applications that require multiple systems on a single AC circuit. Under all other conditions, power supply should not be damaged.

| (Cold start – 25 deg. C) | | | | | | |
|--------------------------|-----|--|--|--|--|--|
| 115V | 40A | | | | | |
| 230V | 80A | | | | | |

4.10 AC Line Transient Specification

AC line transient conditions shall be defined as "sag" and "surge" conditions. Sag conditions (also referred to as "brownout" conditions) will be defined as the AC line voltage dropping below nominal voltage. Surge

REV :1.0

FSP Confidential

Page 9 of 22



conditions will be defined as the AC line voltage rising above nominal voltage.

The power supply shall meet the requirements under the following AC line sag and surge conditions.

| AC Line Sag | | | | | | | | |
|-----------------|------|------------------------------|----------------|---|--|--|--|--|
| Duration | Sag | Operating AC Voltage | Line Frequency | Performance Criteria | | | | |
| Continuous | 10% | Nominal AC Voltage ranges | 50/60 Hz | No loss of function or performance | | | | |
| 0 to 1 AC cycle | 100% | Nominal AC Voltage ranges | 50/60 Hz | No loss of function or performance | | | | |
| >1 AC cycle | >10% | Nominal AC Voltage ranges | 50/60 Hz | Loss of function acceptable, self recoverable | | | | |

Table 4: AC Line Sag Transient Performance

Table 5: AC Line Surge Transient Performance

| AC Line Surge | | | | |
|-----------------|-------|--|----------------|---------------------------------------|
| Duration | Surge | Operating AC Voltage | Line Frequency | Performance Criteria |
| Continuous | 10% | Nominal AC Voltages | 50/60 Hz | No loss of function or performance |
| 0 to ½ AC cycle | 30% | Mid-point of nominal AC Voltages | 50/60 Hz | No loss of function or performance |

4.11 AC Line Fast Transient Specification

The power supply shall meet the *EN61000-4-5* directive and any additional requirements in *IEC1000-4-5:1995* and the Level 3 requirements for surge-withstand capability, with the following conditions and exceptions:

• These input transients must not cause any out-of-regulation conditions, such as overshoot and undershoot, nor must it cause any nuisance trips of any of the power supply protection circuits.

The surge-withstand test must not produce damage to the power supply.

• The supply must meet surge-withstand test conditions under maximum and minimum DC-output load conditions.

REV :1.0

FSP Confidential

Page 10 of 22



5. DC Output Specification

5.1 Output Power/Currents

The following tables define the power and current ratings for different recommended power levels. Depending upon the system design, the power supply modules may have less outputs than required by the system (example: +12V and 5VSB). If there are less outputs than required by the system on the module, the cage shall have additional DC/DC converters to generate the voltages not produced by the modules (example: +12V/+5V, +12V/+3.3V, +12V/-12V). The combined output power of all outputs from the cage shall not exceed the rated output power. The power assembly shall meet both static and dynamic voltage regulation requirements over the full load ranges. The power sub-assembly shall supply redundant power over the full load ranges.

| Voltage | Minimum Continuous | Maximum Continuous | Peak |
|---------|-----------------------|-----------------------|------|
| +3.3 V | 0 A | 19.0 A | |
| +5 V | 0 A | 17.0 A | |
| +12V1 | 0.5A | 14.0A | |
| +12V2 | 0.5A | 14.0A | |
| -12 V | 0 A | 0.5A | |
| +5 VSB | 0 A | 2 A | |

| 7 | ahla | 6. | 300 | W | hen I | Ratings |
|---|------|----|-----|---|-------|---------|
| I | able | υ. | 300 | ~ | LUau | пашнуз |

Maximum continuous total DC output power should not exceed 250 W. 1 2

Maximum continuous combined load on +3.3 VDC and +5 VDC outputs shall not exceed 97 W.

5.1.1 Standby Outputs

The 5 VSB output shall be present when an AC input greater than the power supply turn on voltage is applied.

5.2 Voltage Regulation

The power assembly output voltages must stay within the following voltage limits when operating at steady state and dynamic loading conditions. These limits include the peak-peak ripple/noise specified in Section 5.10. All outputs are measured with reference to the return remote sense (ReturnS) signal. The 5 V, 12V, -12 V, and 5 VSB outputs are measured at the power assembly connectors referenced to ReturnS. The +3.3 V is measured at its remote sense signal (3.3VS) located at the signal connector.

Table 7: Voltage Regulation Limits

REV :1.0

FSP Confidential

Page 11 of 22




FSP250-60RCB 1U Redundant Power Supply

| Parameter | MIN | NOM | МАХ | Units | Tolerance |
|-------------|--------|--------|--------|-------|-----------|
| +3.3 V | +3.135 | +3.30 | +3.46 | Vrms | +5/-5% |
| +5 V | +4.75 | +5.00 | +5.25 | Vrms | +5/-5% |
| +12V1&+12V2 | +11.40 | +12.00 | +12.60 | Vrms | +5/-5% |
| -5 V | -4.50 | -5.00 | -5.50 | Vrms | +10/-10% |
| -12 V | -10.80 | -12.20 | -13.20 | Vrms | +10/-10% |
| +5 VSB | +4.75 | +5.00 | +5.25 | Vrms | +5/-5% |

5.3 Cross Regulation

Each output shall remain within the specified limits for the +5V, +3.3V, +12V, -12V and 5Vsb which acceptable load combinations are in the following table.



250W Cross Regulation Table

REV :1.0

FSP Confidential

Page 12 of 22



5.4 Dynamic Loading

The output voltages shall remain within the limits specified in Table 9 for the step loading and within the limits specified in for the capacitive loading. The load transient repetition rate shall be tested between 50 Hz and 5 kHz at duty cycles ranging from 10%-90%. The load transient repetition rate is only a test specification. The . step load may occur anywhere within the MIN load to the MAX load shown in Table 15.

| Output | . Step Load Size | Load Slew Rate | Capacitive Load |
|-------------|------------------|----------------|------------------------|
| +3.3 V | 20% of max load | 0.5 A/ μ s | 1000 μ F |
| +5 V | 20% of max load | 0.5 A/ μ s | 1000 μ F |
| +12V1&+12V2 | 30% of max load | 0.5 A/ μ s | 2200 μ F |
| +5 VSB | 25% of max load | 0.5 A/ μ s | 1 μ F |

Table 9: Transient Load Requirements

5.5 Capacitive Loading

The power supply shall be stable and meet all requirements, except dynamic loading requirements, with the following capacitive loading ranges.

Note: Up to 10,000 μ F of the +12V capacitive loading may be on the +12V output.

| Output | MIN | MAX | Units |
|--------------|-----|--------|-------|
| +3.3 V | 10 | 12,000 | μF |
| +5 V | 10 | 12,000 | μF |
| +12 V1&+12V2 | 10 | 11,000 | μF |
| -12 V | 1 | 350 | μF |
| +5 VSB | 1 | 350 | μF |

Table 10: Capacitive Loading Conditions

5.6 Ripple / Noise

The maximum allowed ripple/noise output of the power supply is defined in Table 11. This is measured over a bandwidth of 0 Hz to 20 MHz at the power supply output connectors. A 10 μ F tantalum capacitor in parallel with a 0.1 μ F ceramic capacitor are placed at the point of measurement.

| +3.3 V | +5 V | +12 V1 & +12V2 | -12 V | +5 VSB |
|----------|----------|----------------|-----------|----------|
| 50 mVp-p | 50 mVp-p | 120 mVp-p | 120 mVp-p | 50 mVp-p |

REV :1.0

FSP Confidential

Page 13 of 22



The +12V outputs shall be capable of load sharing, when two power supplies are connected to a common load. The maximum difference in output current between any two power supplies shall not exceed 3 amps for the +12V output under all load conditions.

5.8 Hot Swap Requirements

The power supply modules shall be hot swappable. Hot swapping a power supply is the process of inserting and extracting a power supply from an operating power system. During this process the output voltages shall remain within the limits specified in Table 17 with the capacitive load specified . The hot swap test must be conducted when the sub-system is operating under both static and dynamic conditions. The sub-system shall not exceed the maximum inrush current as specified in section 5.8. The power supply can be hot swapped by the following methods:

AC connecting separately to each module. Up to two power supplies may be on a single AC power source. Extraction: The AC power will be disconnected from the power supply first and then the power supply is extracted from the sub-system. This could occur in standby mode or powered on mode. Insertion: The module is inserted into the cage and then AC power will be connected to the power supply module.

For power modules with AC docking at the same time as DC. Extraction: The module is extracted from the cage and both AC and DC disconnect at the same time. This could occur in standby or power on mode. No damage or arcing shall occur to the DC or AC contacts which could cause damage. Insertion: The AC and DC connect at the same time as the module is inserted into the cage. No damage to the connector contacts shall occur. The module may power on or come up into standby mode.

Many variations of the above are possible. Supplies need to be compatible with these different variations depending upon the sub-system construction. In general, a failed (off by internal latch or external control) supply may be removed, then replaced with a good power supply, however, hot swap needs to work with operational as well as failed power supplies. The newly inserted power supply may get turned on by inserting the supply into the system or by system management recognizing an inserted supply and explicitly turning it on.

5.9 Timing Requirements

These are the timing requirements for the power supply operation. The output voltages must rise from 10% to within regulation limits ($T_{vout_{rise}}$) within 1 to 70ms. The +3.3V, +5V and +12V output voltages should start to rise approximately at the same time. All outputs must rise monotonically. Each output voltage shall reach regulation within 50ms (T_{vout_on}) of each other during turn on of the power supply. Each output voltage shall fall out of regulation within 400msec (T_{vout_off}) of each other during turn off. Refer to Figure 2 Power Supply Timing. Figure 3 Turn-on Turn-off Timing shows the timing requirements for the power supply being turned on and off via the AC input with PSON held low, and the power supply being turned on and off with the PSON signal after AC input is applied.


| Table 12 Output Voltage Timing | | | | | |
|--------------------------------|---------------------|-----|---------|-------|--|
| ITEM | DESCRIPTION | MIN | MAX | UNITS | |
| REV :1.0 | .0 FSP Confidential | | Page 14 | of 22 | |

.....



| POWER NEVER ENDS | | FSP250-60RCB | IU Redundant Pow | ver Supply |
|------------------------|--|--------------|------------------|------------|
| T _{vout_rise} | Output voltage rise time from each main output. | 1 | 70 | msec |
| T _{vout_on} | All main outputs must be within regulation of each other within this time. | | 50 | msec |
| T vout_off | All main outputs must leave regulation within this time. | | 400 | msec |

Figure 2: Power Supply Timing



REV :1.0

FSP Confidential

Page 15 of 22




Table 13Turn On/Turn Off Timing

| ITEM | DESCRIPTION | MIN | MAX | UNIS |
|-----------------------|--|-----|------|------|
| $T_{sb_on_delay}$ | Delay from AC being applied to 5VSB being within regulation. | | 3000 | msec |
| T ac_on_delay | Delay from AC being applied to all output voltages being within regulation. | | 4500 | msec |
| T_{vout_holdup} | Time all output voltages stay within regulation after loss of AC. | 16 | | msec |
| T_{pwok_holdup} | Delay from loss of AC to deassertion of PWOK | 16 | | msec |
| $T_{pson_on_delay}$ | Delay from PSON [#] active to output voltages within regulation limits. | 5 | 400 | msec |
| T pson_pwok | Delay from PSON [#] deactive to PWOK being deasserted. | | 100 | msec |
| T_{pwok_on} | Delay from output voltages within regulation limits to PWOK asserted at turn on. | 100 | 500 | msec |
| T_{pwok_off} | Delay from PWOK deasserted to output voltages (3.3V, 5V, 12V) dropping out of regulation limits. | 1 | | msec |
| T_{pwok_low} | Duration of PWOK being in the deasserted state during an off/on cycle using AC or the PSON signal. | 100 | | msec |
| T _{sb_vout} | Delay from 5VSB being in regulation to O/Ps being in regulation at AC turn on. | 50 | 1000 | msec |

AC Input

Figure 3 Timing Diagram





The purpose of the PSKILL pin is to allow for hot swapping of the power supply. The PSKILL pin on the power supply is shorter than the other signal pins. When a power supply is operating in parallel with other power supplies and then extracted from the system, the PSKill pin will quickly turn off the main output to prevent arcing of the DC output contacts. TPSKill is the minimum time delay from the PSKill pin un-mating to when the power pins un-mate. The power supply must discharge its output inductor within this time from the un-mating of PSKill pin. When the PSKill signal pin is not pulled down or left open (power supply is extracting from the system or had not been inserted to the system), the power supply should shut down regardless of the condition of the PSON# signal. The mating pin of this signal in the system shall be tied to ground. Internal to the power supply, the PSKILL pin shall be connected to a standby voltage through a pull-up resistor. Upon receiving a LOW state signal at the PSKILL pin, a PSON# signal shall enable the power supply to turn on. See Table 14.

| Signal Type (Input Signal to Supply) | Accepts a ground input from the system. Pull up to Vsb located in the power supply. | | |
|--|--|----------------------|--|
| $PSKILL = Low, PSON^{\#} = Low$ | ON | | |
| PSKILL = Low or Open, PSON [#] = Open | OFF | | |
| $PSKILL = Open , PSON^{#} = Low$ | OFF | | |
| | MIN | MAX | |
| Logic level low (power supply ON) | 0V | 0.4V | |
| Logic level high (power supply OFF) | 2.4V | 5.25V | |
| Source current, $V_{pskill} = low$ | | 4mA | |
| Delay from PSKILL=High to power supply turned off (T _{PSKill}) | | $100\mu\mathrm{sec}$ | |

Table 14 – PSKILL signal characteristics

REV :1.0

FSP Confidential



6. Protection Circuits

Protection circuits inside the power supply shall cause only the power supply's main outputs to shutdown. If the power supply latches off due to a protection circuit tripping, an AC cycle OFF for 15 s and a PSON# cycle HIGH for 1 s must be able to reset the power supply.

6.1 240VA Protection

System designs may require user access to energized areas of the system. In these cases the power supply may be required to meet regulatory 240VA energy limits for any power rail. Since the +12V rail combined power exceeds 240VA it must be divided into separate channels to meet this requirement. Each separate rail needs to be limited to less than 20A for each +12V rail. The separate +12V rails do not necessarily need to be independently regulated outputs. They can share a common power conversion stage. For common plane systems, the +12V rail is divided into three rails. For split plane systems, the +12V rail is split into four rails. Refer to section 6.4 for how the 12V rail is split between different output connectors.

6.1.1 Over Current and Short Circuit Protection

The Over Current Condition shall be measured internal to the power supply on all outputs (Main and Auxiliary $Output_{AR}$), and preventing outputs to exceed current limits specified in below table. The power supply shall shutdown and latch off after an Over Current condition on main outputs, the auxiliary output shall be auto recover (VsB_{AR}) after the OCP/SCP had been removed.

| Voltage | Over Current Limit (Iout limit) | |
|--------------|--|--|
| +3.3 V | 24A32A | |
| +5 V | 24A32A | |
| +12 V1&+12V2 | 18A22A | |

Table 18 – Over Current/Short Circuit Protection

REV :1.0

FSP Confidential



6.2 Over Voltage Protection

The power supply over voltage protection shall be locally sensed in the hot swap modules. The power supply shall shutdown and latch off after an over voltage condition occurs. This latch shall be cleared by toggling the PSON# signal or by an AC power interruption. Table 19 contains the over voltage limits. The values are measured at the output of the power supply's connectors. The voltage shall never exceed the maximum levels when measured at the power pins of the power supply connector during any single point of fail. The voltage shall never trip any lower than the minimum levels when measured at the power pins of the power supply connector.

| Output Voltage | MIN (V) | MAX (V) | | | |
|----------------|---------|---------|--|--|--|
| +3.3 V | 3.9 | 4.5 | | | |
| +5 V | 5.7 | 6.5 | | | |
| +12V1&+12V2 | 13.3 | 14.5 | | | |

| Table | 19. | Over | Voltage | l imits |
|-------|-----|------|---------|------------|
| Ιανισ | 13. | Over | vonage | LIIIIIIIII |

6.3 Over Temperature Protection

The over temperature protection can trip and shunt down the power supply by latch mode .

REV :1.0

FSP Confidential

Page 19 of 22



7. Control and Indicator Functions

The following sections define the input and output signals from the power supply.

Signals that can be defined as low true use the following convention:

signal# = low true

7.1 PSON#

The PSON# signal is required to remotely turn on/off the power supply. PSON# is an active low signal that turns on the +3.3 V, +5 V, +12 V, and -12 V power rails. When this signal is not pulled low by the system, or left open, the outputs (except the +5 VSB and Vbias) turn off. This signal is pulled to a standby voltage by a pull-up resistor internal to the power supply. Refer to *Figure 3* for timing diagram.

| Table 22: PSON# Signal Characteristic | | | | |
|--|--|---------|--|--|
| Signal Type | Accepts an open collector/drain input from the system. Pull-up to VSB located in power supply. | | | |
| PSON [#] = Low, PSKILL = Low | 0 | N | | |
| PSON [#] = Open, PSKILL = Low or Open | OFF | | | |
| PSON [#] = Low, PSKILL = Open | OFF | | | |
| | MIN | MAX | | |
| Logic level low (power supply ON) | 0V | 1.0V | | |
| Logic level high (power supply OFF) | 2.0V | 5.25V | | |
| Source current, Vpson = low | | 4mA | | |
| Power up delay: T _{pson_on_delay} | 5msec | 400msec | | |
| PWOK delay: T pson_pwok | | 50msec | | |




Figure 4: PSON# Signal Characteristics

7.2 PWOK (Power OK)

PWOK is a power OK signal and will be pulled HIGH by the power supply to indicate that all the outputs are within the regulation limits of the power supply. When any output voltage falls below regulation limits or when AC power has been removed for a time sufficiently long so that power supply operation is no longer guaranteed, PWOK will be pull to a LOW state. See *Figure 3* for a representation of the timing

REV :1.0

FSP Confidential

Page 20 of 22



characteristics of PWOK. The start of the PWOK delay time shall be inhibited as long as any power supply output is in current limit.

| Table 23: PWOK Signal Characteristics | | | | |
|---|--|------------|--|--|
| Signal Type | Open collector/drain output from power supply. | | | |
| | Pull-up to VSB located in power supply. | | | |
| PWOK = High | P | ower OK | | |
| PWOK = Low | Pov | ver Not OK | | |
| | MIN MAX | | | |
| Logic level low voltage, Isink=4mA | 0V | 0.4V | | |
| Logic level high voltage, Isource=200µA | μ Α 2.4V 5.25\ | | | |
| Sink current, PWOK = low | 4mA | | | |
| Source current, PWOK = high | 2mA | | | |
| PWOK delay: T _{pwok_on} | 100ms | 500ms | | |
| PWOK rise and fall time | 100µsec | | | |
| Power down delay: T pwok_off | 1ms | 200msec | | |

.

7.3 Alarm Sound (RESET BUTTON)

This is an alarm to report the one of the single module is fail or whithout PWOK in redundant mode. It will be to sound the alarm till the PWOK is High or push the RESET button.

7.4 Power Fail Signal (PS_H & PS_L) (Optional)

This signal will inform the user that one of the module power is fail. There are two type of signal (PS_H & PS_L) for chosen. Please refer to Table 26: Power fail signal-High mode for condition of PS_H and Table 27: Power fail signal-Low mode for condition of PS_L. User can choose one of condition to meet the system requirement.

| Power Fail Signal Type | Open collector/drain output from power supply. Pull- up to VSB located in power supply. | |
|---|--|---------|
| Module_A or Module_B | PS_H | |
| Pass | Low | |
| Fail | High | |
| | Min | Max |
| Logic level low voltage, Isink=4mA | 0V | 0.4V |
| Logic level high voltage, Isource=200uA | 4.75V | 5.25V |
| Sink current, PS_H or PS_L = low | | 4mA |
| Source current, PS_H or PS_L = high | | 200 µ A |

Table 26: Power fail signal-High mode

REV :1.0

FSP Confidential



Table 27: Power fail signal-Low mode

| Power Fail Signal Type | Open collector/drain output from power supply. Pull- up to VSB located in power supply. | |
|---|--|---------|
| Module_A or Module_B | PS_L | |
| Pass | High | |
| Fail | Low | |
| | Min | Max |
| Logic level low voltage, Isink=4mA | 0V | 0.4V |
| Logic level high voltage, Isource=200uA | 4.75V | 5.25V |
| Sink current, PS_H or PS_L = low | | 4mA |
| Source current, PS_H or PS_L = high | | 200 µ A |

8 MTBF

Using *Bellcore*, the calculated MTBF>100,000 Hrs at 25° C, nominal input..

REV :1.0

FSP Confidential

Page 22 of 22