


**Board Layout and Jumper Settings**



(from left to right) BMC UART5, RSVD CPLD UPDATE (JP11), Enable eSI (J14), UART Debug Select (JP2), BMC Password Clear

BMC/PCH SMB Host Select	JP16
BMC SMB Host (default)	1-2 On
PCH SMB Host	2-3 On

ME Firmware Update	JP8
Normal (default)	1-2 On
ME Force Update	2-3 On

Clear CMOS	JP15
Normal (default)	1-2 On
Clear RTC Registers	2-3 On

PCIe 3 Switch	JP14
Riser 3 (default)	1-2 On
10G	2-3 On

Enable eSPI	J14
LPC Mode (default)	0
eSPI Mode	1

UART Debug Select	JP2
UART1 as BMC Console Port (default)	0
UART5 as BMC Console Port	1

## Pin Assignment

### Front Panel

	Pin	Assignment		Pin	Assignment
PWR LED	1	LED Power	CONT STAT GRN	2	Power
	5	Signal		8	Signal
HDD LED	7	HD Power		4	Power
	9	Signal		6	NC
CONT STAT AMBER	10	Signal		12	NC
	11	Power		14	NC
RESET	13	GND		16	SMB PWR SEQ DAT 8
	15	RST Signal		18	SMB PWR SEQ CLK 8
	17	GND		20	Case open
	19	NC		22	NC
ATX-SW	21	GND		24	NC
	23	Signal		3	---

### ATX Power

Pin	Assignment	Pin	Assignment
1	+3.3V	13	+3.3V
2	+3.3V	14	-12V
3	GND	15	GND
4	+5V	16	PS_ON#
5	GND	17	GND
6	+5V	18	GND
7	GND	19	GND
8	PWR_OK	20	NC
9	+5VSB	21	+5V
10	+12V	22	+5V
11	+12V	23	+5V
12	+3.3V	24	GND

### PLD Update

Pin	Assignment	Pin	Assignment
1	3V3SB	2	JTAG PLD TDO
3	JTAG PLD TDI	4	JTAG PLD EN N
5	JTAG PLD RST N	6	JTAG PLD TMS
7	GND	8	JTAG PLD TCK

### +12V Power

Pin	Assignment	Pin	Assignment
1	GND	5	12V
2	GND	6	12V
3	GND	7	12V
4	GND	8	12V

**COM 1**

Pin	Assignment	Pin	Assignment
1	DCD-	2	RD
3	TD	4	DTR-
5	GND	6	DSR-
7	RTS-	8	CTS-
9	RI-	10	---

**BMC JTAG Female Header**

Pin	Assignment	Pin	Assignment
1	3V3SB	2	3V3SB
3	JTAG BMC NTRST	4	GND
5	JTAG BMC TDI	6	GND
7	JTAG BMC TMS	8	GND
9	JTAG BMC TCK	10	GND
11	JTAG BMC RTCK	12	GND
13	JTAG BMC TDO	14	GND
15	MISC IBMC SRST N	16	GND
17	GND	18	GND
19	GND	20	GND

**LPC Debug****USB 2.0 4-5 Header**

Pin	Assignment	Pin	Assignment
1	PWR	2	PWR
3	DATA-	4	DATA-
5	DATA+	6	DATA+
7	GND	8	GND
9	---	10	NC

**USB 3.0 5-6 Header**

Pin	Assignment	Pin	Assignment
1	PWR	20	---
2	RX-	19	PWR
3	RX+	18	RX-
4	GND	17	RX+
5	TX-	16	GND
6	TX+	15	TX-
7	GND	14	TX+
8	DATA-	13	GND
9	DATA+	12	DATA-
10	Over Current Protection	11	DATA+

**SMBus**

Pin	Assignment	Pin	Assignment
1	3V3 AUX	2	GND
3	SMB HOST STBY LVC3 SCL	4	SMB HOST STBY LVC3 SDA
5	PU PCH TLS ENABLE STRAP	6	---

**SATA 3.0 0/1/2/3/4/5**

Pin	Assignment
1	GND
2	TX+
3	TX-
4	GND
5	RX-
6	RX+
7	GND

**BMC UART 5**

Pin	Assignment
1	3V3SB
2	BMC RXD5
3	BMC TXD5
4	GND

**CPU Fan/System Fan 1/2**

Pin	Assignment
1	GND
2	+12V
3	Sense
4	Speed Control

**Clock Gen Clock Ref**

Pin	Assignment
1	CLK 100M PE CLKREF P
2	GND
3	CLK 100M PE CLKREF N

**COM Port C from PCH's IE HSUART (J18)**

Pin	Assignment
1	SPC IE LVC3 TX
2	GND
3	SPC IE LVC3 RX

**PHY I2C SDA/SCL 1P8V Debug**

Pin	Assignment
1	SFFP0 EEPROM I2C SCL
2	GND
3	SFFP0 EEPROM I2C SDA

**BMC Password Clear**

Pin	Assignment
1	BMC Password Clear
2	GND



DFI reserves the right to change the specifications at any time prior to the product's release. This QR may be based on editions that do not resemble your actual products. For more documentation and drivers, please visit the download page at [go.dfi.com/PL610](http://go.dfi.com/PL610), or via the QR code to the right.

