# **MB838** series

4-port (Rangeley SoC) Networking Motherboard

# **USER'S MANUAL**

Version A1

## Acknowledgments

AMI is a registered trademark of American Megatrends, Inc. PS/2 is a trademark of International Business Machines Corporation.

Intel is a registered trademark of Intel Corporation.

Microsoft Windows is a registered trademark of Microsoft Corporation.

Winbond is a registered trademark of Winbond Electronics Corporation.

All other product names or trademarks are properties of their respective owners.

# Table of Contents

Introduction	5
Product Description	5
Specifications	6
Checklist	
Board Dimensions	9
Block Diagram	10
Installations	11
Installing the Memory	12
Setting the Jumpers	13
Jumper Locations on MB838	14
JP2: Function reserved	15
JP3: DDR power selection	15
JP4: AT / ATX mode selection	15
JP7: Clear CMOS	15
JP8: LED5, LED6 Bypass or HDD LED selection	15
JP12: Function reserved	15
Connectors on MB838	16
J3: System Function Connector	17
J8: Power connector for ATX power supply	18
J9: 2-pin Power connector for 12V DC power	18
J11: USB pin header	18
J12: COM2 pin header	18
J28: Power Connector, Pitch 2.0mm	19
CN1: 22-pin right angle SATA connector	19
CN2, CN3: RJ-45 LAN port 3 and 4	19
CN4: USB 2.0 connectors	19
CN5: COM1 (Console Port)	19
CN6, $CN/2$ : $RJ-45$ LAN port 1 and 2	19
FAN1, FAN2, FAN3: System Fan Connectors	19
LED1: LAN port 1 LED	19
LED2: LAN port 2 LED	19
LED5: LAN port 4 LED	19
LED4. LAN POIL4 LED	19
SW2: Push button (GPI, porting by software)	20
Digital I/O Sample Configuration	
Digital I/O Sample Configuration	Z1

## INSTALLATIONS

Watchdog Timer Configuration25	
BIOS Setup	29
BIOS Introduction	
BIOS Setup	
Advanced Settings	
Security	41
Drivers Installation	44
LAN Drivers Installation	45
A. I/O Port Address Map	
B. Interrupt Request Lines (IRO)	
C. Register of the LAN Bypass Controller	49

# Introduction

## **Product Description**

The MB838 networking motherboard is based on the latest  $\text{Intel}^{\text{(B)}}$ Atom<sup>TM</sup> C2000 series SoC. Two DDR3 UDIMM sockets allows up to 32GB system memory.

The motherboard supports a total of eight Ethernet ports with the port 1 and port2 supporting Bypass function. It also has one fast SATA III 6Gbps ports, two USB 2.0 ports and one USB 2.0 for Mini PCI-e. MB838 utilizes the dramatic increase in performance provided this Intel's latest cutting-edge technology. Measuring 203mm x 180mm.

#### **MB838 Features**

- Supports Intel® Atom<sup>TM</sup> C2000 series processors
- Two DDR3 UDIMM for maximum 32GB total, 1600MHz, Unbuffered
- Eth1~2: Intel® I347-AT4 GbE PHY, support Bypass Eth3~4: Intel® I347-AT4 GbE PHY, No Bypass
- One SATA III (6.0Gb/s)
- One Mini PCI-E socket (mSATA compatible)

# Specifications

	Support Intel <sup>®</sup> R	angelev pro	ocessors:				
		Core#	000000.21	S	ioC	TDP	QuickAssist
_	MB838-2C	2	Intel® A (1M Cad	tom™ F	Processor C2358 D GHz)	7₩	Yes
Processor	MB838-4C	4	Intel® A (2M Cad	tom™ F	Processor C2558 O GHz)	15W	Yes
	MB838-8C	8	Intel® A	tom™ F	Processor C2758 () GHz)	20W	Yes
BIOS	AMI BIOS						
Memory	<ul> <li>Two DDR3/</li> <li>Dual chann</li> <li>Unbuffered</li> <li>ECC or non</li> <li>Support 1.3</li> </ul>	L UDIMM to el DDR3 up -ECC 5V and 1.5	otal for 32 o to 1600   V	GB max MHz	memory		
Video	NA						
Network PHY	<ul> <li>Eth1~2: Inte</li> <li>Eth3~4: Inte</li> </ul>	el®  347-A1 el®  347-A1	T4 GbE PH	HY. One HY. No E	segment Bypass 3ypass		
Network Bypass	<ul> <li>One segment hardware Bypass (Eth1 &amp; 2) Control by GPIO / Watchdog / Electrical Disconnect (Power Off)</li> <li>Bypass mode selection ( BIOS)</li> </ul>						
SATA Connector	SATA III (6.0Gb/s): One to mSATA One to right angle 22-pin SATA connector     SATA II (3.0Gb/s): One to SATA, Black connector One to golden finger 1						
Storage	One onboard 22-pin SATA connector support 2.5" HDD     One mSATA (Mini PCI-e socket)						
USB 2.0	One to Mini PCI-e     Two to Front panel     One 2x4 pin header support one USB port     Signal Name Pin # Pin # Signal Name     UCC 1 2 NA     USB1- 3 4 NA     USB1+ 5 6 NA     Ground 7 8 NA						
LPC VO	Fintek F81866AD-I: • RJ-45 Console x1 • Hardware monitors • 4-pin Smart Fan (PWM) Connector x3 • RS-232 [2x5] Box Header Onboard x1 (COM2, located close to LCM) Pin # Signal Name (RS-232) 1 DCD, Data carrier detect 2 RXD, Receive data 3 TXD, Transmit data 4 DTR, Data terminal ready 5 Ground 6 DSR, Data set ready 7 RTS, Request to send 8 CTS, Clear to send 9 RI, Ring indicator 10 No Connect.						

#### INSTALLATIONS

Fan Connector	Three 4-pin smart fan connectors				
	The active temperature may be adjusted based on system thermal test result				
Smart Fan		Active	Tolerance	Default Smart Fan Enable or Disable	
Control	CPU Fan	50	+/- 3	Enable	
	System Fan	50	+/- 3	Enable	
RTC	Rangeley built-in R	TC with on-board lithi	um battery & ho	lder	
Expansion	<b>#4 DOI:</b> 0.4	10000			
(Golden Finger)	<ul> <li>#1: PCI-e x8, f</li> <li>#2: PCI-e x4, f</li> </ul>	or IP332 or IP334			
	#1 LED: Power				٦
	(Green = P	ower On, Off= No Pov	wer)	Status 1	
Front Panel	#2 LED: Bypass of Bypass: Gr	een = LAN 1-2 or 3-4	Bypass,	Bypass	
FUNCTION LED		Off = LAN Normal		Power	
	#3 LED: Status 1 (0	GPIO control, Yellow /	Red)	Litter in the second	
LCM	Optional, iIO 2x16 characters LCM (COM2)				
Front Panel	Four RJ-45 connectors for Eth1-4 with LEDs     USB 2.0 x2				
Buttons & Connector	RJ-45 (for console, COM1)     Three LEDs for Power, Bypass & Status				
	Factory Mode Restore Reset Switch				
Rear I/O interface	PSU AC inlet     1x Slot Opening				
Jumper /	AT or ATX mod     ATX mode point	de selection jumper			
Pin Header /	HDD active LE	D pin header			
Switch	<ul> <li>System Reset</li> <li>Clear CMOS</li> </ul>	pin header			
Power Connector	<ul> <li>24-pin ATX standard (connected to system power supply)</li> <li>2-pin 12V DC-In (connected to external power adapter)</li> </ul>				
ТРМ	TPM 1.2 (INFINEON SLB9655TT1.2)				
Watchdog Timer	Yes (256 segments, 0, 1, 2255 sec/min)				
Operating Temperature	0°C ~ 60°C				
Storage Temperature	-20°C ~ 80°C				
Operational Humidity	10% ~ 90% Relative Humidity (non-condensing)				
RoHS Compliant	Yes				
Dimensions	203 mm x 180 mm				

## Checklist

Your MB838 package should include the items listed below.

- MB838 motherboard
- Driver DVD

# **Board Dimensions**



# **Block Diagram**



# Installations

This section provides information on how to use the jumpers and connectors on the MB838 in order to set up a workable system. The topics covered are:

Installing the Memory	12
Setting the Jumpers	13
Jumper Locations on MB838	14
Connectors on MB838	16

## **Installing the Memory**

The MB838 board supports four DDR3 memory socket for a maximum total memory of 32GB in DDR3 DIMM memory type.

#### **Installing and Removing Memory Modules**

To install the DDR3 modules, locate the memory slot on the board and perform the following steps:

- 1. Hold the DDR3 module so that the key of the DDR3 module aligned with that on the memory slot.
- 2. Gently push the DDR3 module in an upright position until the clips of the slot close to hold the DDR3 module in place when the DDR3 module touches the bottom of the slot.
- 3. To remove the DDR3 module, press the clips with both hands.



## Setting the Jumpers

Jumpers are used on MB838 to select various settings and features according to your needs and applications. Contact your supplier if you have doubts about the best configuration for your needs. The following lists the connectors on MB838 and their respective functions.

JP2: Function reserved	14
JP3: DDR power selection	15
JP4: AT / ATX mode selection	15
JP7: Clear CMOS	15
JP8: LED5, LED6 Bypass or HDD LED selection	15
JP12: Function reserved	15

## Jumper Locations on MB838



## JP2: Function reserved

#### JP3: DDR power selection

JP3	DDR3 power
Short (Default)	1.5V
Open	1.35V

#### JP4: AT / ATX mode selection

JP4	AT/ATX
1-2 Short	ATX
2-3 Short (Default)	AT

## JP7: Clear CMOS

JP7	CMOS
1-2 Short (Default)	Normal
2-3 Short	Clear CMOS

#### JP8: LED5, LED6 Bypass or HDD LED selection

JP8	CMOS
1-2 Short	HDD
2-3 Short (Default)	LAN Bypass

JP12: Function reserved

## **Connectors on MB838**

J1, J13: Power Connector, Pitch 2.54mm	17
J2: 7-pin SATA connector	17
J3: System Function Connector	17
J4: Mini PCI-e (supports mSATA)	
J5: Function reserved	
J8: Power connector for ATX power supply	
J9: 2-pin Power connector for 12V DC power	
J11: USB pin header	
J12: COM2 pin header	
J28: Power Connector, Pitch 2.0mm	19
CN1: 22-pin right angle SATA connector	19
CN2, CN3: RJ-45 LAN port 3 and 4	19
CN4: USB 2.0 connectors	19
CN5: COM1 (Console Port)	19
CN6, CN7: RJ-45 LAN port 1 and 2	19
FAN1, FAN2, FAN3: System Fan Power Connector	19
LED1: LAN port 1 LED	19
LED2: LAN port 2 LED	19
LED3: LAN port 3 LED	19
LED4: LAN port 4 LED	19
LED5, 6: Status LED	
SW2: Push button (GPI, porting by software)	

	Pin #	Signal Name
	1	+5V
0	2	GND
• 4	3	GND
	4	+12V

#### J1, J13: Power Connector, Pitch 2.54mm

#### J2: 7-pin SATA connector

#### **J3: System Function Connector**

J3 provides connectors for system indicators that provide light indication of the computer activities and switches to change the computer status. J13 is a 20-pin header that provides interfaces for the following functions



#### Pin 1, 2: Speaker

This connector provides an interface to a speaker for audio tone generation. An 8-ohm speaker is recommended.

Pin #	Signal Name
1	+5V
2	GND

#### Pin 13, 14: ATX Power ON Switch

This 2-pin connector is an "ATX Power Supply On/Off Switch" on the system that connects to the power switch on the case. When pressed, the power switch will force the system to power on. When pressed again, it will force the system to power off.

Pin #	Signal Name
13	GND
14	Power_ON

#### Pin 15, 16: Power LED

The power LED indicates the status of the main power switch.

Pin #	Signal Name
15	+5V
16	GND

#### Pin 17, 18: Reset Switch

The reset switch allows the user to reset the system without turning the main power switch off and then on again. Orientation is not required when making a connection to this header.

Pin #	Signal Name
17	GND
18	PM_SYSRST#

#### Pin 19, 20: HDD LED:

Pin #	Signal Name
19	+5V
20	GND

#### J4: Mini PCI-e (supports mSATA)

#### J5: Function reserved

#### J8: Power connector for ATX power supply

#### J9: 2-pin Power connector for 12V DC power

Pin #	Signal Name
1	+12V
2	GND

#### J11: USB pin header

Signal Name	Pin #	Pin #	Signal Name
5V	1	2	NC
D-	3	4	NC
D+	5	6 NC	
GND	7	8	NC

#### J12: COM2 pin header

Signal Name	Pin #	Pin # Signal Name		
DCD	1	6	DSR	
RXD	2	7	RTS	
TXD	3	8	CTS	
DTR	4	9	RI	
GND	5			

	,	
	Pin #	Signal Name
	1	+5V
⇒_ <b>4</b>	2	Ground
2	3	Ground

J28: Power Connector, Pitch 2.0mm

CN1: 22-pin right angle SATA connector

4

CN2, CN3: RJ-45 LAN port 3 and 4

CN4: USB 2.0 connectors

CN5: COM1 (Console Port)

CN6, CN7: RJ-45 LAN port 1 and 2

#### FAN1, FAN2, FAN3: System Fan Connectors

FAN1, FAN2, FAN3 is a 4-pin header for system fans. The fan must be 12V (Max. 1A).

	۲	۲
_		_

Pin #	Signal Name
1	Ground
2	+12V
3	Rotation detection
4	Rotation control

+12V

- LED1: LAN port 1 LED
- LED2: LAN port 2 LED
- LED3: LAN port 3 LED
- LED4: LAN port 4 LED

## LED5, 6: Status LED

A1 & C1 : Status LED A2 & C2 : Bypass or HDD status LED A3 & C3 : Power LED

Status	Signal Name	Pin #	Pin #	Signal Name
Bypass or HDD	SIO_GPIO 33	A1	C1	SIO_GPIO 32
Power	+5 V	A2	C2	JP15 Selection
	+3.3 V	A3	C3	GND

SW2: Push button (GPI, porting by software)

# **Digital I/O Sample Configuration**

#### Filename : Main.cpp

```
//--
//
// THIS CODE AND INFORMATION IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY
// KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND/OR FITNESS FOR A PARTICULAR
// PURPOSE
//
//----
#include <dos.h>
#include <conio.h>
#include <stdio.h>
#include <stdlib.h>
#include "F81865.H"
#define BIT0 0x01
#define BIT1 0x02
#define BIT2 0x04
#define BIT3 0x08
#define BIT4 0x10
#define BIT5 0x20
#define BIT6 0x40
#define BIT7 0x80
//-----
int main (void);
void Dio5Initial(void);
void Dio5SetOutput(unsigned char);
unsigned char Dio5GetInput(void);
void Dio5SetDirection(unsigned char);
unsigned char Dio5GetDirection(void);
//--
int main (void)
{
      char SIO:
       unsigned char DIO;
       printf("Fintek 81865/81866 digital I/O test program\n");
       SIO = Init_F81865();
      if (SIO == 0)
       {
             printf("Can not detect Fintek 81865/81866, program abort.\n");
             return(1);
       }//if (SIO == 0)
       Dio5Initial();
/*
       //for GPIO50..57
       Dio5SetDirection(0xF0);
                                //GP50..53 = input, GP54..57=output
       printf("Current DIO direction = 0x% X\n", Dio5GetDirection());
       printf("Current DIO status = 0x%X\n", Dio5GetInput());
       printf("Set DIO output to high\n");
       Dio5SetOutput(0x0F);
       printf("Set DIO output to low\n");
       Dio5SetOutput(0x00);
*/
       //for GPIO50..57
       Dio5SetDirection(0xF0);
                                 //GP50..53 = input, GP54..57=output
      Dio5SetOutput(0x00);
                                               //clear
      DIO = Dio5GetInput() & 0x0F;
//
```

```
Dio5SetOutput(0x00);
                                               //clear
      DIO = Dio5GetInput() & 0x0F;
      if (DIO != 0x0A)
      {
             printf("The Fintek 81865 digital IO abnormal, abort.\n");
             return(1);
      }//if (DIO != 0x0A)
      Dio5SetOutput(0xA0);
                                               //clr# is high
      Dio5SetOutput(0xF0);
                                               //clk and clr# is high
      Dio5SetOutput(0xA0);
                                               //clr# is high
      DIO = Dio5GetInput() & 0x0F;
      if (DIO != 0x05)
             printf("The Fintek 81865 digital IO abnormal, abort.\n");
             return(1);
      }
      printf("!!! Pass !!!\n");
      return 0;
11_
void Dio5Initial(void)
      unsigned char ucBuf;
      //switch GPIO multi-function pin for gpio 50~57
//gpio53~57 UR5_FULL_EN(bit1), clear UR6_FULL_EN(bit3)
      //set UR5_FULL_EN,should set UR_GP_PROG_EN = 1 (reg26,bit0) first
      ucBuf = Get_F81865_Reg(0x26);
      ucBuf |= BIT0;
      Set_F81865_Reg(0x26, ucBuf);
      //set UR5_FULL_EN(bit1), clear UR6_FULL_EN(bit3)
      ucBuf = Get_F81865_Reg(0x2A);
      ucBuf &= ~BIT3;//clear bit 3,
      ucBuf |= BIT1;//set bit 1,
      Set_F81865_Reg(0x2a, ucBuf);
//GPI051 ~ GPI052
      //clear UR6_ALT_EN(bit5), IR_ALT_EN(bit4),set FDC_GP_EN(bit3)
//GPIO50
//set FDC_GP_EN(bit3), clear RTS6_ALT_EN(RTS6_2_ALT_EN)(bit6)
      ucBuf = Get_F81865_Reg(0x2A);
      ucBuf &= ~(BIT4+BIT5+BIT6);
                                       //clear UR6_ALT_EN(bit5), IR_ALT_EN(bit4),
RTS6_ALT_EN(RTS6_2_ALT_EN)(bit6)
      Set_F81865_Reg(0x2a, ucBuf);
      //set FDC_GP_EN(bit3), should clear UR_GP_PROG_EN (reg26,bit0) first
      ucBuf = Get_F81865_Reg(0x26);
      ucBuf &= ~BIT0;
      Set_F81865_Reg(0x26, ucBuf);//clear UR_GP_PROG_EN = 0 (reg26,bit0)
      ucBuf = Get_F81865_Reg(0x2A);
      ucBuf |= BIT3;
                         //set FDC_GP_EN(bit3),
      Set_F81865_Reg(0x2a, ucBuf);
      Set_F81865_LD(0x06);
                                                                          //switch to logic device 6
      //enable the GP5 group
      ucBuf = Get_F81865_Reg(0x30);
      ucBuf \models 0x01;
      Set_F81865_Reg(0x30, ucBuf);
      Set_F81865_Reg(0xA0, 0x00);
                                                                          //define as input mode
      Set_F81865_Reg(0xA3, 0xFF);
                                                                          //push pull mode
```

{

```
void Dio5SetOutput(unsigned char NewData)
{
       Set_F81865_LD(0x06);
                                                                             //switch to logic device 6
       Set_F81865_Reg(0xA1, NewData);
//-
unsigned char Dio5GetInput(void)
       unsigned char result;
       Set F81865 LD(0x06);
                                                                             //switch to logic device 6
       result = Get_F81865_Reg(0xA2);
       return (result);
//-
void Dio5SetDirection(unsigned char NewData)
       //NewData: 1 for input, 0 for output
       Set_F81865_LD(0x06);
                                                                             //switch to logic device 6
       Set_F81865_Reg(0xA0, NewData);
//__
unsigned char Dio5GetDirection(void)
{
       unsigned char result;
       Set_F81865_LD(0x06);
                                                                             //switch to logic device 6
       result = Get_F81865_Reg(0xA0);
       return (result);
```

#### Filename : 81865.cpp

```
//----
// THIS CODE AND INFORMATION IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY
// KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND/OR FITNESS FOR A PARTICULAR
// PURPOSE.
//
//----
#include "F81865.H"
#include <dos.h>
//----
unsigned int F81865_BASE;
void Unlock_F81865 (void);
void Lock_F81865 (void);
//--
unsigned int Init_F81865(void)
      unsigned int result;
      unsigned char ucDid;
      F81865 BASE = 0x4E;
      result = F81865_BASE;
      ucDid = Get_F81865_Reg(0x20);
      if (ucDid == 0x07||ucDid == 0x10)
                                                                      //Fintek 81865/66
            goto Init_Finish;
      {
                               3
      F81865 BASE = 0x2E;
      result = F81865_BASE;
      ucDid = Get_F81865_Reg(0x20);
      if (ucDid == 0x07 ||ucDid == 0x10)
                                                                      //Fintek 81865/66
      {
            goto Init_Finish;
                               3
      F81865_BASE = 0x00;
      result = F81865 BASE;
```

#### INSTALLATIONS

Init_Fi	nish:
	return (result);
}	
void U	nlock_F81865 (void)
{	outportb(F81865_INDEX_PORT, F81865_UNLOCK); outportb(F81865_INDEX_PORT, F81865_UNLOCK);
void L	ock_F81865 (void)
{	outportb(F81865_INDEX_PORT, F81865_LOCK);
void Se	et_F81865_LD( unsigned char LD)
i	Unlock_F81865(); outportb(F81865_INDEX_PORT, F81865_REG_LD); outportb(F81865_DATA_PORT, LD); Lock_F81865();
} //	
void Se	et_F81865_Reg( unsigned char REG, unsigned char DATA)
ĩ	Unlock_F81865(); outportb(F81865_INDEX_PORT, REG); outportb(F81865_DATA_PORT, DATA); Lock F81865():
}	
unsign	ed char Get_F81865_Reg(unsigned char REG)
ι }	unsigned char Result; Unlock_F81865(); outportb(F81865_INDEX_PORT, REG); Result = inportb(F81865_DATA_PORT); Lock_F81865(); return Result;

### Filename : 81865.h

//		•					
// // THIS CODE AND INFORMATION // KIND, EITHER EXPRESSED OR II // IMPLIED WARRANTIES OF MERC // PURPOSE. //	IS PROVIDED "AS IS" MPLIED, INCLUDING F CHANTABILITY AND/C	WITHOUT WARRANTY OF ANY 3UT NOT LIMITED TO THE DR FITNESS FOR A PARTICULAR					
#ifndef F81865 H							
#define F81865 H	1						
//							
#defineF81865 INDEX PORT	(F81865 BASE)						
#defineF81865_DATA_PORT	(F81865_BASE+1)						
//							
#defineF81865_REG_LD	0x07						
//		-					
#define F81865_UNLOCK	0x87						
#defineF81865_LOCK	0xAA						
//							
unsigned int Init_F81865(void);							
void Set_F81865_LD( unsigned char);							
void Set_F81865_Reg( unsigned char, unsigned char);							
unsigned char Get_F81865_Reg( unsign	ned char);						
//		•					
#endif //F81865_H							

# Watchdog Timer Configuration

The WDT is used to generate a variety of output signals after a user programmable count. The WDT is suitable for use in the prevention of system lock-up, such as when software becomes trapped in a deadlock. Under these sorts of circumstances, the timer will count to zero and the selected outputs will be driven. Under normal circumstance, the user will restart the WDT at regular intervals before the timer counts to zero.

#### SAMPLE CODE:

This code and information is provided "as is" without warranty of any kind, either expressed or implied, including but not limited to the implied warranties of merchantability and/or fitness for a particular purpose.

```
11
// THIS CODE AND INFORMATION IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY
// KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND/OR FITNESS FOR A PARTICULAR
// PURPOSE.
11
//----
#include <dos h>
#include <conio.h>
#include <stdio h>
#include <stdlib.h>
#include "F81866.H"
int main (int argc, char *argv[]);
void EnableWDT(int);
void DisableWDT(void):
//--
int main (int argc, char *argv[])
{
       unsigned char bBuf:
      unsigned char bTime;
      char **endptr;
      char SIO;
      printf("Fintek 81866 watch dog program\n");
      SIO = Init_F81866();
       if (SIO == 0)
       {
             printf("Can not detect Fintek 81866, program abort.\n");
             return(1);
       \frac{1}{100} = 0
       if (argc != 2)
       {
             printf(" Parameter incorrect !!\n"):
             return (1);
       }
       bTime = strtol (argv[1], endptr, 10);
       printf("System will reset after %d seconds\n", bTime);
       if (bTime)
       {
             EnableWDT(bTime); }
      else
             DisableWDT();
                                  }
```

#### INSTALLATIONS

}	return 0;	
//		
void E	nableWDT(int interval)	
ł	unsigned char bBuf;	
	$bBuf = Get_F81866_Reg(0x2B);$	
	bBuf &= (~0x20); Set_F81866_Reg(0x2B, bBuf);	//Enable WDTO
	Set_F81866_LD(0x07); Set_F81866_Reg(0x30, 0x01);	//switch to logic device 7 //enable timer
	bBuf = Get_F81866_Reg(0xF5); bBuf &= (~0x0F); bBuf  = 0x52;	
	Set_F81866_Reg(0xF5, bBuf);	//count mode is second
	Set_F81866_Reg(0xF6, interval);	//set timer
	bBuf = Get_F81866_Reg(0xFA); bBuf  = 0x01;	
	Set_F81866_Reg(0xFA, bBuf);	//enable WDTO output
	bBuf = Get_F81866_Reg(0xF5); bBuf  = 0x20; Set_F81866_Reg(0xF5, bBuf);	//start counting
}		//state estatisting
void D	isableWDT(void)	
ł	unsigned char bBuf;	
	Set_F81866_LD(0x07);	//switch to logic device 7
	bBuf = Get_F81866_Reg(0xFA); bBuf $\delta = -0x01$ :	
	Set_F81866_Reg(0xFA, bBuf);	//disable WDTO output
	bBuf = Get_F81866_Reg(0xF5); bBuf &= ~0x20;	
	bBuf  = 0x40; Set_F81866_Reg(0xF5, bBuf);	//disable WDT
} //		
//		
// THI // KIN // IMP // PUR //	S CODE AND INFORMATION IS PROVIDED "AS IS" W D, EITHER EXPRESSED OR IMPLIED, INCLUDING BU LIED WARRANTIES OF MERCHANTABILITY AND/OI (POSE.	/ITHOUT WARRANTY OF ANY JT NOT LIMITED TO THE R FITNESS FOR A PARTICULAR
// #inclue	de "F81866.H"	
#inclue	de <dos.h></dos.h>	
unsign void U void L	ed int F81866_BASE; Inlock_F81866 (void); ock_F81866 (void);	
unsign	ed int Init_F81866(void)	
(	unsigned int result; unsigned char ucDid;	
	F81866_BASE = 0x4E; result = F81866_BASE;	

```
ucDid = Get_F81866_Reg(0x20);
      if (ucDid == 0x07)
                                                      //Fintek 81866
           goto Init_Finish;
      {
                             }
      F81866_BASE = 0x2E;
      result = F81866 BASE;
      ucDid = Get_F81866_Reg(0x20);
      if (ucDid == 0x07)
                                                     //Fintek 81866
           goto Init_Finish;
                             }
      {
      F81866 BASE = 0x00;
      result = F81866_BASE;
Init_Finish:
     return (result);
//-----
               _____
void Unlock_F81866 (void)
      outportb(F81866_INDEX_PORT, F81866_UNLOCK);
      outportb(F81866_INDEX_PORT, F81866_UNLOCK);
}
//----
void Lock_F81866 (void)
{
      outportb(F81866_INDEX_PORT, F81866_LOCK);
}
//-----
void Set_F81866_LD( unsigned char LD)
{
      Unlock_F81866();
      outportb(F81866_INDEX_PORT, F81866 REG LD);
      outportb(F81866_DATA_PORT, LD);
      Lock_F81866();
//-
void Set_F81866_Reg( unsigned char REG, unsigned char DATA)
      Unlock_F81866();
      outportb(F81866 INDEX PORT, REG);
      outportb(F81866_DATA_PORT, DATA);
      Lock F81866();
//-
unsigned char Get_F81866_Reg(unsigned char REG)
{
      unsigned char Result;
      Unlock_F81866();
      outportb(F81866 INDEX PORT, REG);
      Result = inportb(F81866_DATA_PORT);
      Lock F81866();
      return Result:
}
//--
//-
//
// THIS CODE AND INFORMATION IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY
// KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND/OR FITNESS FOR A PARTICULAR
// PURPOSE.
//
//-----
#ifndef ___F81866_H
#define __F81866_H
                                   1
//-----
#defineF81866_INDEX_PORT (F81866_BASE)
#defineF81866_DATA_PORT
                                  (F81866_BASE+1)
//_.
#defineF81866_REG_LD
                                   0x07
```

#### INSTALLATIONS

#endif //\_\_F81866\_H

# **BIOS Setup**

This chapter describes the different settings available in the AMI BIOS that comes with the board. The topics covered in this chapter are as follows:

BIOS Introduction	30
BIOS Setup	30
Advanced Settings	31
IntelRCSetup Settings	38
Security Settings	41
Boot Settings	42
Save & Exit Settings	43

### **BIOS Introduction**

The BIOS (Basic Input/Output System) installed in your computer system's ROM supports Intel processors. The BIOS provides critical low-level support for a standard device such as disk drives, serial ports and parallel ports. It also password protection as well as special support for detailed fine-tuning of the chipset controlling the entire system.

### **BIOS Setup**

The BIOS provides a Setup utility program for specifying the system configurations and settings. The BIOS ROM of the system stores the Setup utility. When you turn on the computer, the BIOS is immediately activated. Pressing the <Del> key immediately allows you to enter the Setup utility. If you are a little bit late pressing the <Del> key, POST (Power On Self Test) will continue with its test routines, thus preventing you from invoking the Setup. If you still wish to enter Setup, restart the system by pressing the "Reset" button or simultaneously pressing the <Ctrl>, <Alt> and <Delete> keys. You can also restart by turning the system Off and back On again. The following message will appear on the screen:

Press <DEL> / <F2> to Enter Setup

In general, you press the arrow keys to highlight items, <Enter> to select, the <PgUp> and <PgDn> keys to change entries, <F1> for help and <Esc> to quit.

When you enter the Setup utility, the Main Menu screen will appear on the screen. The Main Menu allows you to select from various setup functions and exit choices.

*Warning:* It is strongly recommended that you avoid making any changes to the chipset defaults. These defaults have been carefully chosen by both AMI and your system manufacturer to provide the absolute maximum performance and reliability. Changing the defaults could cause the system to become unstable and crash in some cases.

#### Main Settings

Aptio Setup Utility - Copyright © 2012 American Megatrends, Inc.

Main Advanced	IntelRCSetup Security	Boot	Save & Exit
BIOS Information			Choose the system default language
System Language	[English]		$\rightarrow$ $\leftarrow$ Select Screen
			↑↓ Select Item
System Date	[Fri 02/21/2014]		Enter: Select
System Time	[10:30:55]		+- Change Field
			F1: General Help
Access Level	Administrator		F2: Previous Values
			F3: Optimized Default
			F4: Save ESC: Exit

#### System Language

Choose the system default language.

#### System Date

Set the Date. Use Tab to switch between Data elements.

#### System Time

Set the Time. Use Tab to switch between Data elements.

## **Advanced Settings**

This section allows you to configure and improve your system and allows you to set up some system features according to your preference.

			Aptio Setup	o Utility	
Main	Advanced	IntelRCSetup	Security	Boot	Save & Exit
<ul> <li>AC</li> <li>Sup</li> <li>Hait</li> <li>Eth</li> <li>Seri</li> <li>PC</li> <li>CS</li> <li>US</li> <li>Tru</li> <li>US</li> </ul>	PI Settings per IO Configuration rdware Monitor uernet Bypass Confi ial Port Console Re I Subsystem Setting M Configuration B Configuration Isted Computing B Configuration	n guration direction gs			→ ←Select Screen
<ul> <li>iSC</li> <li>Inte</li> <li>Inte</li> <li>Inte</li> <li>Inte</li> </ul>	CSI Configuration El(R) Ethernet Conr El(R) Ethernet Conr El(R) Ethernet Conr El(R) Ethernet Conr	ection 1354 – 00:0 lection 1354 – 00:0 lection 1354 – 00:0 lection 1354 – 00:0	)3:2 )3:2 )3:2 )3:2		<pre>T + Select Item Enter: Select +- Change Field F1: General Help F2: Previous Values F3: Optimized Default F4: Save ESC: Exit</pre>

#### **ACPI Settings**

Aptio Setup Utility

Main Advanced	IntelRCSetup Security Boot	Save & Exit
ACPI Settings		
Enable ACPI Auto Conf	[Disabled]	→ ←Select Screen ↑ ↓ Select Item Entry: Select
Enable Hibernation ACPI Sleep State	[Enabled] [S1 only (CPU Stop C…]	+- Change Field F1: General Help
Lock Legacy Resources	[Disabled]	F2: Previous Values F3: Optimized Default F4: Save ESC: Exit

#### **Enable Hibernation**

Enables or Disables System ability to Hibernate (OS/S4 Sleep State). This option may be not effective with some OS.

#### **ACPI Sleep State**

Select ACPI sleep state the system will enter, when the SUSPEND button is pressed.

#### Lock Legacy Resources

Enabled or Disabled Lock of Legacy Resources.

#### Super IO Configuration

Aptio Setup Utility							
Main Advanced IntelRCSetup Security Boo	t Save & Exit						
Super IO Configuration F81866 Super IO Chip F81866 Serial Port 0 Configuration Serial Port 1 Configuration	→ ←Select Screen ↑↓ Select Item Enter: Select +- Change Field F1: General Help F2: Previous Values F3: Optimized Default						

#### **Serial Port Configuration**

Set Parameters of Serial Ports. User can Enable/Disable the serial port and Select an optimal settings for the Super IO Device.

Aptio Setup Utility					
Main Advanced	IntelRCSetup	Security	Boot	Save & Exit	
PC Health Status					
Smart Fan 1 Function Smart Fan 2 Function CPU temperature System temperature Fan1 Speed Fan2 Speed Fan3 Speed Vcore +5V +12V +1.5V VCC3V	[Dia [Dia [Dia [Dia ] + + + + + + + + + + + + + + + + + + +	sabled] sabled] 30 C 29 C 382 RPM 800 RPM 800 RPM 0.944 V 5.171 V 12.056 V 1.552 V 3.392 V		→ ←Select Screen ↑↓ Select Item Enter: Select +- Change Field F1: General Help F2: Previous Values F3: Optimized Default F4: Save ESC: Exit	

## Ethernet Bypass Configuration

Aptio Setup Utility

Main	Advanced	IntelRCSetup	Security	Boot	Save & Exit	
Ethern	net Bypass Configu	ration				
Ethern	net Bypass Quick S	etting [I	Normal]			
All LAI initiate	N ports in NORMAL es a reboot	WDT monitor sy	vstem hang & S	w		

#### **Bypass Quick Setting**

Set LAN Bypass to Normal, Bypass, Firewall or Custom Define Mode

Normal mode: All LAN ports in NORMAL. When Watchdog monitor system hangs, software will initiates a system reboot.

Bypass mode: All LAN ports in BYPASS during power-off or watchdog initiates Bypass. System will not reboot.

Firewall mode: All LAN ports in BYPASS until software change it to NORMAL under OS. When watchdog monitors system hang, software will initiates a system reboot.

Manual mode: Customer defines watchdog reset, watchdog Bypass and power-off Bypass settings.

Main Advanced	IntelRCSetup	Security	Boot	Save & Exit	
LAN Bypass Configuration					
Ethernet Bypass Quick Se	tting [N	/lanual]			
Watchdog Reset Signal	ננ	Disabled]			
Watchdog Bypass Setting	[E	Enable]			
LAN1-2 Watchdog Byp	ass [E	Enable]			
Ext LAN1 LAN2 Bypass	; [E	Enable]			
Ext LAN3 LAN4 Bypass	5 (E	Enable]			
System OFF Bypass Settir	ng				
LAN1-2 Watchdog Byp	ass [E	Enable]			
Ext LAN1 LAN2 Bypass	; [E	Enable]			
Ext LAN3 LAN4 Bypass	s [E	Enable]			

#### Aptio Setup Utility

Note: "Ext LAN Bypass" items only appear when extended IBASE LAN module card installed.

## **Serial Port Console Redirection**

Main	Advanced	IntelRCSetup	Security	Boot	Save & Exit
COM0 Consc ► Cor	) ble Redirection hsole Redirection S	[En: Settings	abled]		→ ←Select Screen ↑↓ Select Item Enter: Select
COM1		[Dis	abled]		F1: General Help
Consc ► Cor	nsole Redirection	Settings			F2: Previous Values F3: Optimized Default
Serial	Port for Out-of-Bar	nd Management /			F4: Save ESC: Exit
Windo Servic	ows Emergency Ma es (EMS)	nagement			
Consc	le Redirection	[Dis	abled]		
► Cor	nsole Redirection S	Settings			

#### Aptio Setup Utility

		Ap	otio Setup U	tility	
Main A	Advanced	IntelRCSetup	Security	Boot	Save & Exit
COM0					
Console F	Redirection Settin	ngs			→ ←Select Screen
					A Soloct Thom
Terminal	Туре	[\	/T100]		Fater: Select
Bits per se	econd	[1	15200]		+- Change Field
Data Bits		[8]	3]		F1: General Help
Parity		1]	None]		F2: Previous Values
Stop Bits		[1	]		F3: Optimized Default
Flow Con	trol	1]	None]		F4: Save ESC: Exit
VT-UTF8	Combo Key Sup	port [E	Enabled]		
Recorder	Mode	[[	Disabled]		
Resolutio	n 100x31	[[	Disabled]		
Legacy O	S Redirection Re	esolution [8	30x24]		
Putty Key	/Pad	[\	/T100]		
Redirectio	on After BIOS PC	DST [/	Always Enabl	e]	

#### **PCI Subsystem Settings**

Aptio Setup Utility

Main Advanced	IntelRCSetup	Security	Boot	Save & Exit
PCI Bus Driver Version		A5.0.1.04		
PCI Bus Diriver Version PCI Devices Common S PCI Latency Timer PCI-X Latency Timer VGA Palette Snoop PERR# Generation SERR# Generation Above 4G Decoding SR-IOV Support PCI Express Settings PCI Express Gen 2 S	lettings:	[32 PCI Bus Clo [64 PCI Bus Clo [Disabled] [Disabled] [Disabled] [Disabled] [Disabled]	cks] cks]	<ul> <li>→ ←Select Screen</li> <li>↑ ↓ Select Item</li> <li>Enter: Select</li> <li>+- Change Field</li> <li>F1: General Help</li> <li>F2: Previous Values</li> <li>F3: Optimized Default</li> <li>F4: Save ESC: Exit</li> </ul>

#### **PCI Latency Timer**

Value to be programmed into PCI Latency Timer Register.

#### **VGA Palette Snoop**

Enables or disables VGA Palette Registers Snooping.

#### **PERR# Generation**

Enables or disables PCI device to generate PERR#.

#### SERR# Generation

Enables or disables PCI device to generate SERR#.

#### **PCI Express Settings**

Change PCI Express devices settings.

#### **USB** Configuration

Aptio Setup Utility

Main Advan		up Secu	rity Boot	Save & Exit
USB Configuratio	'n			
USB Module Vers	sion	8.10.27		
USB Devices:				
1 Keyboard	, 1 Hub			
Legacy USB Supp USB3.0 Support XHCI Hand-off EHCI Hand-off USB Mass Storag	port ge Driv	[Enabled] [Enabled] [Enabled] [Disabled] [Enabled]		→ ←Select Screen ↑↓ Select Item Enter: Select +- Change Field F1: General Help F2: Previous Values
USB hardware de	elays and time-outs:			F3: Optimized Default
USB Transfer tim	e-out	[20 sec]		F4: Save ESC: Exit
Device reset tine-	out	[20 sec]		
Device power-up	delay	[Auto]		

#### Legacy USB Support

Enables Legacy USB support.

AUTO option disables legacy support if no USB devices are connected. DISABLE option will keep USB devices available only for EFI applications.

#### USB3.0 Support

Enable/Disable USB3.0 (XHCI) Controller support.

#### **XHCI Hand-off**

This is a workaround for OSes without XHCI hand-off support. The XHCI ownership change should be claimed by XHCI driver.

#### **EHCI Hand-off**

Enabled/Disabled. This is a workaround for OSes without EHCI hand-off support. The EHCI ownership change should be claimed by EHCI driver.

#### Port 64/60 Emulation

Enables I/O port 60h/64h emulation support. This should be enabled for the complete USB keyboard legacy support for non-USB aware OSes.

#### **USB Transfer time-out**

The time-out value for Control, Bulk, and Interrupt transfers.

#### **Device reset tine-out**

USB mass Storage device start Unit command time-out.

#### BIOS SETUP

#### Device power-up delay

Maximum time the device will take before it properly reports itself to the Host Controller. 'Auto' uses default value: for a Root port it is 100ms, for a Hub port the delay is taken from Hub descriptor.

#### IntelRCSetup

		Арно	betup otinity		
Main	Advanced	IntelRCSetup	Security	Boot	Save & Exit
<ul> <li>Pro</li> <li>US</li> <li>Souther the second second</li></ul>	cessor Configura B Configuration th Bridge Chipse	tion t Configuration			
Settin syster	g items on this \$ n malfunction!	Screen to incorrect valu	ies may cause	→ Ent +- F1: F2: F3: F4:	← Select Screen Select Item er: Select Change Field General Help Previous Values Optimized Default Save ESC: Exit

Main       Advanced       IntelRCSetup       Security       Boot       Save & Exit         Processor Configuration		iguration			
Processor Configuration         Processor ID       000406D8         Processor Frequency       2.400 GHz         Microcode Revision       00000121         L1 Cache RAM       224KB         L2 Cache RAM       2048KB         Processor Version       Geniune Intel(R) CPU         EIST (GV3)       [Auto]         Enhanced Halt State (C1E)       [Disable]         ACPI C2       [C6 NS]         Monitor/Mwait       [Enable]         Fast String       [Enable]         Max CPUID Value Limit       [Disable]         Execute Disable Bit       [Enable]         VMX       [Enable]         FX       Save ESC: Exit         AES-NI       [Enable]         Turbo       [Enable]         RAPL       [Enable]         Active Processor Core       [All]         CPU Flex Ratio Overri       [Disable]         CPU Core Ratio       24	Main Advanced	IntelRCSetup	Security	Boot	Save & Exit
Processor ID       000406D8         Processor Frequency       2.400 GHz         Microcode Revision       00000121         L1 Cache RAM       224KB         L2 Cache RAM       2048KB         Processor Version       Geniune Intel(R) CPU         EIST (GV3)       [Auto]         Enhanced Halt State (C1E)       [Disable]         ACPI C2       [C6 NS]         Monitor/Mwait       [Enable]         Fast String       [Enable]         Execute Disable Bit       [Enable]         VMX       [Enable]         Fxtended APIC       [Enable]         ACEN Processor Core       [All]         CPU Core Ratio       24	Processor Configuration	I			
	Processor ID Processor ID Processor Frequency Microcode Revision L1 Cache RAM L2 Cache RAM Processor Version EIST (GV3) Enhanced Halt State (C ACPI C2 Monitor/Mwait Fast String Max CPUID Value Limit Execute Disable Bit VMX Extended APIC AES-NI Turbo RAPL Active Processor Core CPU Flex Ratio Overri CPU Core Ratio	0004/ 2.400 0000 224K 2048 Geniu [Auto [Enat]]]	DeDB 0 GHz 0 121 B KB une Intel(R) CPU ] ble] ble] ble] ble] ble] ble] ble] bl	→ 1 1 1 1 1 1 1 1 1 1 1 1 1	<ul> <li>← Select Screen</li> <li>↓ Select Item</li> <li>ter: Select</li> <li>Change Field</li> <li>: General Help</li> <li>: Previous Values</li> <li>: Optimized Default</li> <li>: Save ESC: Exit</li> </ul>

#### Processor Configuration

#### EIST (GV3)

Enable/Disable EIST. GV3 and TM1 must be enabled for TM2 to be available. GV3 must be enabled for Turbo. Auto – Enable for B0 CPU stepping, all others disabled, change setting to override.

#### **Fast String**

When enabled, enable fast string for REP MOVS/STOS.

#### **MAX CPUID Value Limit**

This should be enabled in order to boot legacy OSes that cannot support CPUs with extended CPUID functions.

#### **Execute Disable Bit**

When disabled, force the XD feature flag to always return 0.

#### VMX

Enables the Vanderpool Technology, takes effect after reboot.

#### Extended APIC

Enable/Disable extended APIC support.

#### BIOS SETUP

#### AES-NI

Enable/Disable AES-NI support

#### Turbo

Enable or Disable CPU Turbo capability. This option only applies to ES2 and above.

#### **Active Processor Core**

Number of cores to enable in SoC package.

#### **CPU Flex Ratio Override**

Enable/Disable CPU Flex Ration Programming.

#### **USB** Configuration

Main Advanced	IntelRCSetup Security	Boot Save & Exit
USB Configuration		
USB Support USB IO PM	[Enabled] [Enable]	<ul> <li>→ ← Select Screen</li> <li>↑ ↓ Select Item</li> <li>Enter: Select</li> <li>+- Change Field</li> <li>F1: General Help</li> <li>F2: Previous Values</li> <li>F3: Optimized Default</li> <li>F4: Save ESC: Exit</li> </ul>

#### USB Support

USB Support Parameters.

#### USB IO PM

Enable/Disable IO PM.

## Security

This section allows you to configure and improve your system and allows you to set up some system features according to your preference.

			Aptio Setup Utilit	у	
Main	Advanced	IntelRCSetup	Security	Boot	Save & Exit
Passv If ONI this o	word Description LY the Administra	tor's password is s Setup and is only	et, then asked		
for wh If ONI power or ent Admir The p	LY the User's pas r on password and ter Setup. In Setup nistrator rights password length m	sword is set, then I must be entered to the User will hav ust be	this is a to boot e		→ ←Select Screen ↑↓ Select Item Enter: Select +- Change Field F1: General Help
in the Minim Maxin	following range: num length num length		3 20		F2: Previous Values F3: Optimized Default F4: Save ESC: Exit
Admir User	nistrator Password Password	I			

### **Administrator Password**

Set Setup Administrator Password.

#### **User Password**

Set User Password.

## **Boot Settings**

Aptio Setup Utility

Main Advanced	IntelRCSetup	Security	Boot	Save & Exit
Boot Configuration				
Setup Prompt Timeou	t	1		
Bootup NumLock Stat	е	[On]		
Quiet Boot		[Disabled]		
HDD BootSector Write	9	[Normal]		
				$\rightarrow$ $\leftarrow$ Select Screen
Boot Option Priorities				↑↓ Select Item
Boot Option #1		[IBA GE S	Slot 00A0]	Enter: Select
Boot option #2		[UEFI: Bu	ild-in EFI]	+- Change Field
				F1: General Help
				F2: Previous Values
Network Device BBS I	Priorities			F3: Optimized Default
				F4: Save
				ESC: Exit

### Setup Prompt Timeout

Number of seconds to wait for setup activation key. 65535(0xFFFF) means indefinite waiting.

#### **Bootup NumLock State**

Select the keyboard NumLock state.

#### **Quiet Boot**

Enables/Disables Quiet Boot option.

#### **Boot Option Priorities**

Sets the system boot order.

## Save & Exit Settings

Main	Advanced	IntelRCSetup	Security	Boot	Save & Exit
Save	Changes and Exit	t			
Disca	ard Changes and E	Exit			
Save	Changes and Res	set			
Disca	ard Changes and F	Reset			$\rightarrow$ $\leftarrow$ Select Screen
Save Save Disca	Options Changes ard Changes				↑↓ Select Item Enter: Select +- Change Field F1: General Help
Resto	ore Defaults				F2: Previous Values F3: Optimized Default
Save	as User Defaults				F4: Save ESC: Exit
Resto	ore User Defaults				
Boot	Override				
Laun	ch EFI Shell from	filesystem device			

Aptio Setup Utility

#### Save Changes and Exit

Exit system setup after saving the changes.

#### **Discard Changes and Exit**

Exit system setup without saving any changes.

#### Save Changes and Reset

Reset the system after saving the changes.

#### **Discard Changes and Reset**

Reset system setup without saving any changes.

#### Save Changes

Save Changes done so far to any of the setup options.

#### **Discard Changes**

Discard Changes done so far to any of the setup options.

#### **Restore Defaults**

Restore/Load Defaults values for all the setup options.

#### Save as User Defaults

Save the changes done so far as User Defaults.

#### **Restore User Defaults**

Restore the User Defaults to all the setup options.

# **Drivers Installation**

This section describes the installation procedures for software and drivers. The software and drivers are included with the motherboard. If you find the items missing, please contact the vendor where you made the purchase. The contents of this section include the following:

#### **IMPORTANT NOTE:**

After installing your Windows operating system, you must install first the Intel Chipset Software Installation Utility before proceeding with the drivers installation.

## **LAN Drivers Installation**

1. Insert the DVD that comes with the board. Click *Intel* and then *Intel*(*R*) 8 *Series Chipset Drivers*.



2. Click Intel(R) PRO LAN Network Driver.



## 3. Click Install Drivers and Software.



#### 4. When the Welcome screen appears, click Next.

Welcome to the install wizard for Intel(R) Network Connections	(intel)
Installs drivers, $\ensuremath{Intel}(\ensuremath{R})$ Network Connections, and Advanced Networking Services.	
WARNING: This program is protected by copyright law and international treaties.	

5. Click *Next* to to agree with the license agreement.

6. Click the checkbox for **Drivers** in the Setup Options screen to select it and click **Next** to continue.

Setup Options		(intol)
Select the program features you wa	nt installed.	line
Install:		
Drivers	a a <b>a</b> a	
Intel(R) PROSet for Windows* E Advanced Network Services	Device Manager	
Intel(R) Network Connections SI	NMP Agent	
Feature Description		
Feature Description Drivers for all wired Intel Network Con	nections	
Feature Description Drivers for all wired Intel Network Con	nections	
Feature Description Drivers for all wired Intel Network Con	nections	
Feature Description Drivers for all wired Intel Network Con	nections	
Feature Description Drivers for all wired Intel Network Con	nections	 -

7. The wizard is ready to begin installation. Click *Install* to begin the installation.

BIntel(R) Network Connections Install Wizard	×
Ready to Install the Program	(intal)
The wizard is ready to begin installation.	linter
Click Install to begin the installation.	
If you want to review or change any of your installation settings, o exit the wizard.	lick Back. Click Cancel to
< Back Ins	stall Cancel

8. When InstallShield Wizard is complete, click *Finish*.

# Appendix

# A. I/O Port Address Map

Each peripheral device in the system is assigned a set of I/O port addresses which also becomes the identity of the device. The following table lists the I/O port addresses used.

Address	Device Description		
000h - 01Fh	DMA Controller #1		
020h - 03Fh	Interrupt Controller #1		
040h - 05Fh	System Timer		
060h - 064h	Keyboard Controller		
070h - 07Fh	Real Time Clock		
080h - 09Fh	DMA Controller #2		
0A0h - 0BFh	Interrupt Controller #2		
0C0h - 0DFh	DMA Controller #3		
0F0h	Clear Math Coprocessor Busy Signal		
0F1h	Reset Math Coprocessor		
3B0h-3DFh	Graphics adapter Controller		
3F8h - 3FFh	Serial Port #0 (COM1)		
2F8h - 2FFh	Serial Port #1 (COM2)		
3E8h - 3EFh	Serial Port #2 (COM3)		
2E8h - 2EFh	Serial Port #3 (COM4)		
3E8h - 3EFh	Serial Port #4 (COM5)		
2E8h - 2EFh	Serial Port #5 (COM6)		
360h - 36Fh	Network Ports		

## **B. Interrupt Request Lines (IRQ)**

Peripheral devices use interrupt request lines to notify CPU for the service required. The following table shows the IRQ used by the devices on board.

Level	Function		
IRQ0	System Timer Output		
IRQ1	Keyboard		
IRQ4	Serial Port #1		
IRQ3	Serial Port #2		
IRQ5	Serial Port #3		
IRQ11	Serial Port #4		
IRQ8	Real Time Clock		
IRQ14	Primary IDE		
IRQ15	Secondary IDE		

## C. Register of the LAN Bypass Controller

To fulfill the varied requests on LAN Bypass controller, IBASE provide the smart LAN Bypass controller. User can define the Bypass function behavior when the system is power-on, power-off and WDT signal is asserted.

The controller is behind the SMBus controller. The I<sup>2</sup>C address is listed as below:

	I <sup>2</sup> C Address (8bit)	Remark
1 <sup>st</sup> Controller	0x68	
2 <sup>nd</sup> Controller	0x6A	Optional

### CR 0x22 : System-On Bypass Register

Attribute : Read / Write Reset default : 0x0000

Bit	LAN Port#	Read / Write	Description
0	Eth1, 2	Read / Write	Enable / Disable LAN Bypass function when the system is power On. 1 = Enable LAN Bypass function 0 = Disable LAN Bypass function

## CR 0x24 : System-Off Bypass Register

Attribute : Read / Write Reset default : 0x0000

teset den	eset defudit : 0x0000			
Bit	LAN Port#	Read / Write	Description	
0	Eth1, 2	Read / Write	Enable / Disable LAN Bypass function when the system is power Off. 1 = Enable LAN Bypass function 0 = Disable LAN Bypass function	

## CR 0x26 : Watchdog (WDT) WDT\_IN# Signal Control Register

Attribute : Read / Write

Reset default : 0x00

Bit	Read / Write	Description	
0	Read / Write	<ul> <li>WDT_OUT# Generator</li> <li>The capacity use the WDT to reset the system</li> <li>1 = Generate 100ms pulse to reset signal when WDT signal is asserted.</li> <li>0 = Ignore the WDT signal.</li> </ul>	
1	Read / Write	<ul> <li>WDT LAN Bypass Enable The capacity use the WDT to set LAN Bypass function </li> <li>1 = Enable LAN Bypass function when the WDT signal is asserted. CR 0x28 and CR 0x2A will be available if this bit is set to "1". 0 = Disable WDT LAN Bypass function. </li> </ul>	
2 ~ 7		Reserved	

#### CR 0x28 : Watchdog (WDT) Bypass Control Register

Attribute : Read / Write Reset default : 0x0000

Bit	LAN Port#	Read / Write	Description
0	Eth1, 2	Read / Write	<ul> <li>Enable / Disable WDT Bypass function for each LAN port.</li> <li>1 = Follow the setting in "WDT Bypass Register CR 0x2A" when the WDT signal is asserted.</li> <li>0 = Ignore to control the bypass when the WDT is asserted.</li> </ul>

## CR 0x2A : Watchdog (WDT) Bypass Register

Attribute : Read / Write Reset default : 0x0000

Bit	LAN Port#	Read / Write	Description
0	Eth1, 2	Read / Write	The function works when the bit in <b>CR 0x28</b> is "1". It controls LAN Bypass function should be Enabled / Disabled when the WDT signal is asserted. If the bit is set to "1" in "WDT Bypass Control Register <b>CR 0x28</b> ", it will follow below setting: 1 = Enable LAN Bypass function 0 = Disable LAN Bypass function