

Approval Sheet

Customer	
Product Number	M4R0-8GS1ACUN
Module speed	PC4-2933
Pin	288 pin
CI-tRCD-tRP	21-21-21
Operating Temp	0℃~85℃
Date	24 th September 2019

The Total Solution For Industrial Flash Storage



1. Features

Key Parameter

Industry	Speed	Data Rate MT/s		CL	tRCD	tRP	
Nomenclature	Grade	CL=17	CL=19	CL=21	CL	IKCD	IKP
PC4-2933	U	2400	2666	2933	21	21	21

- JEDEC Standard 288-pin Registered Dual In-Line Memory Module
- Intend for PC4-2933 applications
- Inputs and Outputs are SSTL-12 compatible
- VDD=VDDQ= 1.2 Volt (1.14V~1.26V)
- VPP=2.5 Volt (2.375V~2.75V)
- VDDSPD=2.2-3.6V
- Low-Power auto self-refresh (LPASR)
- SDRAMs have 16 internal banks for concurrent operation (4 Bank Group of 4 banks each)
- Normal and Dynamic On-Die Termination for data, strobe and mask signals.
- Data bus inversion (DBI) for data bus

- Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the MRS
- Selectable BC4 or BL8 on-the fly (OTF)
- Gold Plating Thickness 30µ"
- Fly-By topology
- Terminated control, command and address bus
- Programmable /CAS Latency:
 10,11,12,13,14,15,16,17,18,19,20,21
- Operation temperature (0°C~85°C)
- On-die VREFDQ generation and Calibration
- Temperature Sensor with SPD EEPROM
- Support ECC function
- RoHS and Halogen free (Section 10)



2. Ordering Information

DDR4 RDIMM									
Part Number	Density	Speed	DIMM	Number of	Number	ECC			
r alt Nullibel	Density	Speed	Organization	DRAM	of rank	LCC			
M4R0-8GS1ACUN	8GB	PC4-2933	1Gx72	9	1	Y			



Pin Configurations (Front side/Back side) 3.

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	NC	145	NC	37	VSS	181	DQ29	73	VDD	217	VDD	109	VSS	253	DQ41
2	VSS	146	VREFCA	38	DQ24	182	VSS	74	CK0_t	218	CK1_t	110	DQS14_t/ TDQS14_t	254	vss
3	DQ4	147	VSS	39	VSS	183	DQ25	75	CK0_c	219	CK1_c	111	DQS14_c/ TDQS14_c	255	DQS5_c
4	VSS	148	DQ5	40	DQS12_t/ TDQS12_t	184	VSS	76	VDD	220	VDD	112	VSS	256	DQS5_t
5	DQ0	149	VSS	41	DQS12_c/ TDQS12_c	185	DQS3_c	77	VTT	221	VIT	113	DQ46	257	vss
6	VSS	150	DQ1	42	VSS	186	DQS3_t	78	EVENT_n	222	PARITY	114	VSS	258	DQ47
7	DQS9_t/ TDQS9_t	151	VSS	43	DQ30	187	VSS	79	A0	223	VDD	115	DQ42	259	vss
8	DQS09_c/ TDQS9_c	152	DQS0_c	44	VSS	188	DQ31	80	VDD	224	BA1	116	VSS	260	DQ43
9	VSS	153	DQS0_t	45	DQ26	189	VSS	81	BA0	225	A10/AP	117	DQ52	261	vss
10	DQ6	154	VSS	46	vss	190	DQ27	82	RAS_n /A16	226	VDD	118	vss	262	DQ53
11	VSS	155	DQ7	47	CB4	191	VSS	83	VDD	227	RFU	119	DQ48	263	vss
12	DQ2	156	VSS	48	VSS	192	CB5	84	CS0_n	228	WE_n/ A14	120	VSS	264	DQ49
13	VSS	157	DQ3	49	CB0	193	VSS	85	VDD	229	VDD	121	DQS15_t/ TDQS15_t	265	vss
14	DQ12	158	VSS	50	VSS	194	CB1	86	CAS_n/ A15	230	NC	122	DQS15_c/ TDQS15_c	266	DQS6_c
15	VSS	159	DQ13	51	TDQS17_t/ TDQS17_t	195	VSS	87	ODT0	231	VDD	123	VSS	267	DQS6_t
16	DQ8	160	VSS	52	DQS17_c/ TDQS17_c	196	DQS8_c	88	VDD	232	A13	124	DQ54	268	vss
17	VSS	161	DQ9	53	VSS	197	DQS8_t	89	CS1_n	233	VDD	125	VSS	269	DQ55
18	DQS10_t/ TDQS10_t	162	VSS	54	CB6	198	VSS	90	VDD	234	A17	126	DQ50	270	vss
19	DQS10_c/ TDQS10_c	163	DQS1_c	55	vss	199	CB7	91	ODT1	235	NC/C2	127	vss	271	DQ51
20	vss	164	DQS1_t	56	CB2	200	VSS	92	VDD	236	VDD	128	DQ60	272	vss
21	DQ14	165	VSS	57	VSS	201	CB3	93	CS2_n/C0,NC	237	CS3_n C1,NC	129	VSS	273	DQ61
22	VSS	166	DQ15	58	RESET_n	202	VSS	94	VSS	238	SA2	130	DQ56	274	vss
23	DQ10	167	VSS	59	VDD	203	CKE1	95	DQ36	239	VSS	131	VSS	275	DQ57
24	VSS	168	DQ11	60	CKE0	204	VDD	96	VSS	240	DQ37	132	DQS16_t/ TDQS16_t	276	vss
25	DQ20	169	VSS	61	VDD	205	RFU	97	DQ32	241	VSS	133	DQS16_c /TDQS16_c	277	DQS7_c
26	VSS	170	DQ21	62	ACT_n	206	VDD	98	VSS	242	DQ33	134	VSS	278	DQS7_t
27	DQ16	171	VSS	63	BG0	207	BG1	99	DQS13_t/ TDQ13_t	243	VSS	135	DQ62	279	VSS
28	VSS	172	DQ17	64	VDD	208	ALERT_n	100	DQS13_c/ TDQS13_c	244	DQS4_c	136	VSS	280	DQ63
29	DQS11_t/ TDQS11_t	173	VSS	65	A12/BC_n	209	VDD	101	VSS	245	DQS4_t	137	DQ58	281	VSS
30	DQS11_c/ TDQS11_c	174	DQS2_c	66	A9	210	A11	102	DQ38	246	VSS	138	VSS	282	DQ59
31	VSS	175	DQS2_t	67	VDD	211	A7	103	VSS	247	DQ39	139	SA0	283	VSS
32	DQ22	176	VSS	68	A8	212	VDD	104	DQ34	248	VSS	140	SA1	284	VDDSPD
33	VSS	177	DQ23	69	A6	213	A5	105	VSS	249	DQ35	141	SCL	285	SDA
34	DQ18	178	VSS	70	VDD	214	A4	106	DQ44	250	VSS	142	VPP	286	VPP
35	VSS	179	DQ19	71	А3	215	VDD	107	VSS	251	DQ45	143	VPP	287	VPP
36	DQ28	180	VSS	72	A1	216	A2	108	DQ40	252	VSS	144	RFU	288	VPP
	No Connect, RFU														

I. INC = IND CONNECT, KPU = KESSIVED TOF FUTURE USE 2. Address A17 is only valid for 16 Gb x4 based SDRAMs. 3. RAS_n is a multiplexed function with A16. 4. CAS_n is a multiplexed function with A15. 5. WE_n is a multiplexed function with A14.



4. Architecture

Pin Definition

Pin Name	Description	Pin Name	Description
A0-A17 ¹	Register address input	SCL	I ² C serial bus clock for SPD/TSE and register
BAO, BA1	Register bank select input	SDA	I ² C serial bus data line for SPD/TSE and register
BG0, BG1	Register bank group select input	SA0-SA2	I ² C slave address select for SPD/TSE and registe
RAS_n ²	Register row address strobe input	PAR	Register parity input
CAS_n ³	Register column address strobe input	VDD	SDRAM core power supply
WE_n ⁴	Register write enable input	C0, C1,C2	Chip ID lines for SDRAMs
CS0_n, CS1_n CS2_n, CS3_n	DIMM Rank Select Lines input	12 V	Optional power Supply on socket but not used on RDIMM
CKEO, CKE1	Register clock enable lines input	VREFCA	SDRAM command/address reference supply
ODT0, ODT1	Register on-die termination control lines input	VSS	Power supply return (ground)
ACT_n	Register input for activate input	VDDSPD	Serial SPD-TSE positive power supply
DQ0-DQ63	DIMM memory data bus	ALERT_n	Register ALERT_n output
CB0-CB7	DIMM ECC check bits	VPP	SDRAM Supply
TDQS0_t-TDQS17_t	Dummy loads formixed populations of x4	1	
TDQS0_c-TDQS17_c	based and x8 based RDIMMs.	l	
DQS0_t-DQS17_t	Data Buffer data strobes	DM0_n-DM8_n	Data Mask
DQ30_t DQ317_t	(positive line of differential pair)	DIVIO_11 21110	Data Musik
DQS0 c–DQS17 c	Data Buffer data strobes	RESET n	Set Register and SDRAMs to a Known State
DQ30_0 DQ317_0	(negative line of differential pair)	11.55.1_11	Set negister and Spiraly S to a known state
DBIO_n-DBI8_n	Data Bus Inversion	EVENT_n	SPD signals a thermal event has occurred.
CKO t, CK1 t	Register clock input	VTT	SDRAM I/O termination supply
CKU_t, CK1_t	(positive line of differential pair)	V 1 .	3DRAIVI 1/O terrilination suppry
CKO c, CK1 c	Register clocks input	RFU	Reserved for future use
CNU_C, CNI_C	(negative line of differential pair)	NFO	Reserved for future use
4			

Note 1 Address A17 is only valid for 16 Gb x4 based SDRAMs.

Note 2 RAS_n is a multiplexed function with A16.


Note 3 CAS_n is a multiplexed function with A15.

Note 4 WE_n is a multiplexed function with A14.



Function Block Diagram:

- (8GB, 1 Rank 1Gx8 DDR4 SDRAMs)



Note: 1. The ZQ ball on each DDR4 component is connected to an external $240\Omega \pm 1\%$ resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.



6. SDRAM Absolute Maximum Ratings

Symbol	Pa	arameter	Rating	Units	Note
-	Operation Temperature	Normal Operating Temp.	0 to 85	°C	1,2
T _{OPER}	Operation Temperature	Extended Temp.	85 to 95	°C	1,3
T _{STG}	Storage Temperature		-55 to 100	°C	4,5
V _{IN,} V _{OUT}	Voltage on any pins rela	tive to Vss	-0.3 to +1.5	V	4
V _{DD}	Voltage on VDD supply	relative to Vss	-0.3 to +1.5	V	4,6
V _{DDQ}	Voltage on VDDQ suppl	y relative to Vss	-0.3 to +1.5	V	4,6

Note

- 1) Operating Temperature TOPER is the case surface temperature on the center/top side of the DRAM.
- 2) The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0-85°C under all operating conditions.
- 3) Some applications require operation of the Extended Temperature Range between 85°C and 95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
- a) Refresh commands must be doubled in frequency, therefore reducing the refresh interval tREFI to 3.9us.
- b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0b and MR2 A7 = 1b), in this case IDD6 current can be increased around 10~20% than normal Temperature range.
- 4. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 6. VDD and VDDQ must be within 300 mV of each other at all times;and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREF may be equal to or less than 300 mV



7. Operating Condition

Symbol	Parameter	Min	Nom	Мах	Units	Notes
VDD	Supply Voltage	1.14	1.2	1.26	V	1
VPP	DRAM activating power supply	2.375	2.5	2.75	V	2
VREFCA(DC)	Input reference voltage command/ address bus	0.49 x VDD	0.5 x VDD	0.51 x VDD	V	3
Vтт	Termination Voltage	0.49 × VDD	0.5 × VDD	0.51 × VDD	V	4

Note:

- VDDQ tracks with VDD; VDDQ and VDD are tied together.
- VPP must be greater than or equal to VDD at all times.
- 3. VREFCA must not be greater than 0.6 x VDD. When VDD is less than 500mV, VREF may be less than or equal to 300mV.
- 4. VTT termination voltages in excess of the specification limit adversely affect the voltage margins of command and address signals and reduce timing margins.



8. Operating, Standby, and Refresh Currents

- 8GB RDIMM (1 Rank 1Gx8 DDR4 SDRAMs)

Councile of	Dunnand Conditions	Va	lue	l luite
Symbol	Proposed Conditions	IDD Max.	IPP Max.	Units
	Operating One Bank Active-Precharge Current (AL=0)CKE: High; External clock: On; tCK,			
	nRC, nRAS, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n:			
	Highbetween ACT and PRE; Command, Address, Bank Group Address, Bank Address			
IDD0	Inputs: partially toggling; Data IO: VDDQ; DM_n:stable at 1; Bank Activity: Cycling with one	261	36	mA
	bank active at a time: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode			
	Registers2;ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for			
	detail pattern			
IDDOA	Operating One Bank Active-Precharge Current (AL=CL-1)	200	20	A
IDD0A	AL = CL-1, Other conditions: see IDD0	288	36	mA
	Operating One Bank Active-Read-Precharge Current (AL=0)CKE: High;			
	External clock: On; tCK, nRC, nRAS, nRCD, CL: Refer to Component		36	
	Datasheet for detail pattern; BL: 81; AL: 0; CS_n: Highbetween ACT, RD and			
155.4	PRE; Command, Address, Bank Group Address, Bank Address Inputs, Data	000		٠
IDD1	IO: partially toggling; DM_n: stableat 1; Bank Activity: Cycling with one bank	306		mA
	active at a time: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component			
	Datasheet for detail pattern			
15544	Operating One Bank Active-Read-Precharge Current (AL=CL-1)	000	0.0	
IDD1A	AL = CL-1, Other conditions: see IDD1	360	36	mA
	Precharge Standby Current (AL=0)CKE: High; External clock: On; tCK, CL:			
	Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at			
IDDay!	1; Command,Address, Bank Group Address, Bank Address Inputs: partially	4-4	0=	٠
IDD2N	toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banksclosed;	171	27	mA
	Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0;			
	Pattern Details: Refer to Component Datasheet for detail pattern			
	Precharge Standby Current (AL=CL-1)			·
IDD2NA	AL = CL-1, Other conditions: see IDD2N	198	27	mA



	Precharge Standby ODT Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank			
IDD2NT	Group Address, Bank Address Inputs: partially toggling; Data IO: VSSQ;	198	27	mA
	DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT:			
	Enabled in Mode Registers2; ODT Signal: toggling according; Pattern Details:			
	Refer to Component Datasheet for detail pattern			
IDD2NL	Precharge Standby Current with CAL enabled	105	27	~ ∧
IDDZNL	Same definition like for IDD2N, CAL enabled3	135	27	mA
IDDANIG	Precharge Standby Current with Gear Down mode enabled	400	0.7	^
IDD2NG	Same definition like for IDD2N, Gear Down mode enabled3	189	27	mA
.=	Precharge Standby Current with DLL disabled			-
IDD2ND	Same definition like for IDD2N, DLL disabled3	171	27	mA
	Precharge Standby Current with CA parity enabled			_
IDD2N_par	Same definition like for IDD2N, CA parity enabled3	180	27	mA
	Precharge Power-Down Current CKE: Low; External clock: On; tCK, CL: Refer			
	to Component Datasheet for detail pattern; BL: 81; AL:0; CS_n: stable at 1;	108	36	
	Command, Address, Bank Group Address, Bank Address Inputs: stable at 0;			mA
IDD2P	Data IO: VDDQ; DM_n: stable at 1;			
	Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: stable at 0			
	Precharge Quiet Standby Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command,			
IDD2Q	Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO:	162	36	mA
	VDDQ; DM_n: stable at 1;Bank Activity: all banks closed;			
	Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0			
	Active Standby Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command,			
	Address, Bank Group Address, Bank Address Inputs: partially toggling; Data			
IDD3N	IO: VDDQ; DM_n: stable at 1;Bank Activity: all banks	252	36	mA
	open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable			
	at 0; Pattern Details:Refer to Component Datasheet			
	for detail pattern			
	· ·			



J.D.D.O.J.A	Active Standby Current (AL=CL-1)	070	0.0	
IDD3NA	AL = CL-1, Other conditions: see IDD3N	270	36	mA
	Active Power-Down Current			
	CKE: Low; External clock: On; tCK, CL: sRefer to Component Datasheet for			
J.D.O.D.	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command,	400	0.0	٠
IDD3P	Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO:	180	36	mA
	VDDQ; DM_n: stable at 1; Bank Activity: all banks open;			
	Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0			
	Operating Burst Read Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 82; AL: 0; CS_n: High between RD;			
	Command, Address, Bank Group Address, Bank Address Inputs: partially			
100.40	toggling ; Data IO: seamless read data burst with different	000	00	٥
IDD4R	data between one burst and the next one according; DM_n: stable at 1; Bank	963	36	mA
	Activity: all banks open, RD commands cycling through			
	banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2;			
	ODT Signal: stable at 0; Pattern Details: Refer to			
	Component Datasheet for detail pattern			
IDD 4D 4	Operating Burst Read Current (AL=CL-1)	4000	20	A
IDD4RA	AL = CL-1, Other conditions: see IDD4R	1026	36	mA
IDD4DD	Operating Burst Read Current with Read DBI	070	26	m /\
IDD4RB	Read DBI enabled3, Other conditions: see IDD4R	972	36	mA
	Operating Burst Write Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: High between WR;			
	Command, Address, Bank Group Address, Bank Address Inputs: partially			
IDD4W	toggling; Data IO: seamless write data burst with different	891	26	A
100400	data between one burst and the next one; DM_n: stable at 1; Bank Activity: all	091	36	mA
	banks open, WR commands cycling through banks:			
	0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT			
	Signal: stable at HIGH; Pattern Details: Refer to Component			
	Datasheet for detail pattern			
IDD4WA	Operating Burst Write Current (AL=CL-1)	945	36	mA
IDD4VVA	AL = CL-1, Other conditions: see IDD4W	34 0	30	IIIA
IDD4MP	Operating Burst Write Current with Write DBI	000	26	m A
IDD4WB	Write DBI enabled3, Other conditions: see IDD4W	900	36	mA



IDD4Wc	<u> </u>				
IDD4W_par Operating Burst Write Current with CA Parity CA Parity enabled3, Other conditions: see IDD4W 999 36	IDD4WC		828	36	mA
IDD6H CA Parity enabled3, Other conditions: see IDD4W Burst Refresh Current (1X REF) CKE: High; External clock: On; tCK, CL, nRFC: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n; High between REF; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD6F2 Burst Refresh Current (2X REF) IRFC=IRFC_x2, Other conditions: see IDD6B IDD6F4 Burst Refresh Current (4X REF) IRFC=IRFC_x4, Other conditions: see IDD6B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IDD6E Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Extended Temperature Self-Refresh Operation; Output Buffer and RTT: Enabled in Mode		Write CRC enabled3, Other conditions: see IDD4W			
Burst Refresh Current (1X REF) Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between	IDD4W par	Operating Burst Write Current with CA Parity	999	36	mA
CKE: High; External clock: On; tCK, CL, nRFC: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between REF; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO; VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDDSF2 Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B IDDSF4 Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer IDD6N IDD6N Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Extended Temperature Self-Refresh Operation; Output Buffer and RTT: Enabled in Mode		CA Parity enabled3, Other conditions: see IDD4W		00	
for detail pattern; BL: 81; AL: 0; CS_n: High between REF; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data ID: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD5F2 Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B IDD5F4 Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n. Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode		Burst Refresh Current (1X REF)			
REF; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD5F2 Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B IDD5F4 Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL IDD6E IDD6E IDD6E Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n. 288 45 mA Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n. 288 IDD6E Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n. 288 A5 mA		CKE: High; External clock: On; tCK, CL, nRFC: Refer to Component Datasheet			
toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern Burst Refresh Current (2X REF) IRFC=IRFC_X2, Other conditions: see IDD5B 1458 Burst Refresh Current (4X REF) IRFC=IRFC_X4, Other conditions: see IDD5B 28elf Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_1 and CK_c#: LOW; CL: Refer IDD6N to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IDD6E IDD6E Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode		for detail pattern; BL: 81; AL: 0; CS_n: High between			
toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD5F2 Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B IBURST Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IDD6E Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode	IDDEB	REF; Command, Address, Bank Group Address, Bank Address Inputs: partially	2070	225	mΛ
Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B 1458 Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode	IDD3B	toggling ; Data IO: VDDQ; DM_n: stable at 1; Bank	2070	225	IIIA
Refer to Component Datasheet for detail pattern Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B Burst Refresh Current (4X REF) tRFC=tRFC_x2, Other conditions: see IDD5B 1305 Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode		Activity: REF command every nRFC ; Output Buffer and RTT: Enabled in Mode			
Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode		Registers2; ODT Signal: stable at 0; Pattern Details:			
IDD5F2 IRFC=tRFC_x2, Other conditions: see IDD5B IDD5F4 Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode		Refer to Component Datasheet for detail pattern			
IDD5F2 IRFC=tRFC_x2, Other conditions: see IDD5B IDD5F4 Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode		Burst Refresh Current (2X RFF)			
Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode	IDD5F2	,	1458	162	mA
IDD5F4 tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode		0 .			
Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode	IDD5E4	Burst Refresh Current (4X REF)	4005	450	A
TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode	IDD5F4	tRFC=tRFC_x4, Other conditions: see IDD5B	1305	153	mA
Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode		Self Refresh Current: Normal Temperature Range			
IDD6N to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode		TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE:			
Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode		Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer			
High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode	IDD6N	to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command,	189	36	mA
and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode		Address, Bank Group Address, Bank Address, Data IO:			
Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode		High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer			
TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode		and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL			
Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode		Self-Refresh Current: Extended Temperature Range)			
Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode		TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE:			
IDD6E Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode		Low; External clock: Off; CK_t and CK_c: LOW; CL:			
Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode	1000	Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n,	005		
operation; Output Buffer and RTT: Enabled in Mode	IDD6E	Command, Address, Bank Group Address, Bank Address, Data	288	45	mA
		IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh			
Registers2: ODT Signal: MID-LEVEL		operation; Output Buffer and RTT: Enabled in Mode			
10gisto102, OD 1 Olgitali. Wild EL VEL		Registers2; ODT Signal: MID-LEVEL			




IDD6R	Self-Refresh Current: Reduced Temperature Range TCASE: 0 - TBD (~35-45)°C; Low Power Array Self Refresh (LP ASR): Reduced4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature	126	45	mA
	Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MID-LEVEL			
	Auto Self-Refresh Current			
	TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Auto4;Partial Array			
	Self-Refresh (PASR): Full Array; CKE: Low; External		45	
IDDC 4	clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for	400		A
IDD6A	detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank	180		mA
	Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity:			
	Auto Self-Refresh operation; Output Buffer and RTT:			
	Enabled in Mode Registers2; ODT Signal: MID-LEVEL			
	Operating Bank Interleave Read Current			
	CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL:			
	Refer to Component Datasheet for detail pattern; BL: 81; AL:			
	CL-1; CS_n: High between ACT and RDA; Command, Address, Bank Group			
IDD7	Address, Bank Address Inputs: partially toggling; DataIO: read data bursts with	1332	99	mA
1557	different data between one burst and the next one; DM_n: stable at 1; Bank	1002		111/1
	Activity: two times interleaved cycling			
	through banks (0, 1,7) with different addressing; Output Buffer and RTT:			
	Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern			
	Details: Refer to Component Datasheet for detail pattern			
IDD8	Maximum Power Down Current TBD	99	27	mA



9. PACKAGE DIMENSION

- (8GB, 1 Rank 1Gx8 DDR4 base RDIMM)



Note: All dimensions are in millimeters (mils) and should be kept within a tolerance of ± 0.15 (6), unless otherwise specified.



10. RoHS Declaration



宜鼎國際股份有限公司

Innodisk Corporation

Tel:(02)7703-3000 Fax:(02) 7703-3555 Internet: http://www.innodisk.com/

ROHS 自我宣告書(RoHS Declaration of Conformity)

Manufacturer Product: All Innodisk EM Flash and Dram products

- 一、 宜鼎國際股份有限公司(以下稱本公司)特此保證售予貴公司之所有產品,皆符合歐盟 2011/65/EU及(EU) 2015/863 關於 RoHS之規範要求。
 - Innodisk Corporation declares that all products sold to the company, are complied with European Union RoHS Directive (2011/65/EU) and (EU) 2015/863 requirement.
- 二、 本公司同意因本保證書或與本保證書相關事宜有所爭議時,雙方宜友好協商,達成協議。
 Innodisk Corporation agrees that both parties shall settle any dispute arising from or in connection with this Declaration of Conformity by friendly negotiations.
- 三、 本公司聲明我們的產品符合 RoHS 指令的附件中(7a)、(7c-I)允許豁免。 We declare, our products permitted by the following exemptions specified in the Annex of the RoHS directive.
 - % (7a) Lead in high melting temperature type solders(i.e. lead-based alloys containing 85% by weight or more lead).
 - ※ (7C-I) Electrical and electronic components containing lead in a glass or ceramic other
 than dielectric ceramic in capacitors, e.g. piezoelectric devices, or in a glass
 or ceramic matrix compound.

Name of hazardous substance	Limited of RoHS ppm (mg/kg)
鉛 (Pb)	< 1000 ppm
汞 (Hg)	< 1000 ppm
鎘 (Cd)	< 100 ppm
六價鉻 (Cr 6+)	< 1000 ppm
多溴聯苯 (PBBs)	< 1000 ppm
多溴二苯醚 (PBDEs)	< 1000 ppm
鄰苯二甲酸二(2-乙基己基)酯 (DEHP)	< 1000 ppm
鄰苯二甲酸丁酯苯甲酯 (BBP)	< 1000 ppm
鄰苯二甲酸二丁酯 (DBP)	< 1000 ppm
鄰苯二甲酸二異丁酯 (DIBP)	< 1000 ppm

立 保 證 書 人 (Guarantor)

Company name 公司名稱: Innodisk Corporation 宜鼎國際股份有限公司

Company Representative 公司代表人:<u>Randy Chien 簡川勝</u>

Company Representative Title 公司代表人職稱: Chairman 董事長







Revision Log

Rev	Date	Modification
0.1	24 th September 2019	Preliminary Edition
1.0	24 th September 2019	Official Released