

Approval Sheet

Customer	
Product Number	M4R0-BGS3GCEM
Module speed	PC4-3200
Pin	288 pin
CI-tRCD-tRP	22-22-22
Operating Temp	0℃~85℃
Date	9 th October 2019

The Total Solution For Industrial Flash Storage



1. Features

Key Parameter

Industry	Speed	Da	ta Rate MT/	's	CL	tRCD	tRP
Nomenclature	Grade	CL=19	CL=21	CL=22	CL	IKCD	IKP
PC4-3200	E	2666	2933	3200	22	22	22

- JEDEC Standard 288-pin Registered Dual In-Line Memory Module
- Intend for PC4-3200 applications
- Inputs and Outputs are SSTL-12 compatible
- VDD=VDDQ= 1.2 Volt (1.14V~1.26V)
- VPP=2.5 Volt (2.375V~2.75V)
- VDDSPD=2.2-3.6V
- Low-Power auto self-refresh (LPASR)
- SDRAMs have 16 internal banks for concurrent operation (4 Bank Group of 4 banks each)
- Normal and Dynamic On-Die Termination for data, strobe and mask signals.
- Data bus inversion (DBI) for data bus

- Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the MRS
- Selectable BC4 or BL8 on-the fly (OTF)
- Gold Plating Thickness 30µ"
- · Fly-By topology
- Terminated control, command and address bus
- Programmable /CAS Latency:
 10,11,12,13,14,15,16,17,18,19,20,21,22,24
- On-die VREFDQ generation and Calibration
- Temperature Sensor with SPD EEPROM
- Support ECC function



2. Ordering Information

DDR4 RDIMM											
Part Number	Donoity	Speed	DIMM	Number of	Number	ECC					
Part Number	Density		Organization	DRAM	of rank	ECC					
M4R0-BGS3GCEM	32GB	PC4-3200	4Gx72	36	2	Υ					



Pin Configurations (Front side/Back side)

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	NC	145	NC	37	VSS	181	DQ29	73	VDD	217	VDD	109	vss	253	DQ41
2	VSS	146	VREFCA	38	DQ24	182	VSS	74	CK0_t	218	CK1_t	110	DQS14_t/ TDQS14_t	254	vss
3	DQ4	147	VSS	39	VSS	183	DQ25	75	CK0_c	219	CK1_c	111	DQS14_c/ TDQS14_c	255	DQS5_c
4	VSS	148	DQ5	40	DQS12_t/ TDQS12_t	184	VSS	76	VDD	220	VDD	112	VSS	256	DQS5_t
5	DQ0	149	VSS	41	DQS12_c/ TDQS12_c	185	DQS3_c	77	VTT	221	VTT	113	DQ46	257	vss
6	VSS	150	DQ1	42	VSS	186	DQS3_t	78	EVENT_n	222	PARITY	114	VSS	258	DQ47
7	DQS9_t/ TDQS9_t	151	VSS	43	DQ30	187	VSS	79	A0	223	VDD	115	DQ42	259	vss
8	DQS09_c/ TDQS9_c	152	DQS0_c	44	VSS	188	DQ31	80	VDD	224	BA1	116	VSS	260	DQ43
9	VSS	153	DQS0_t	45	DQ26	189	VSS	81	BA0	225	A10/AP	117	DQ52	261	vss
10	DQ6	154	VSS	46	VSS	190	DQ27	82	RAS_n /A16	226	VDD	118	VSS	262	DQ53
11	VSS	155	DQ7	47	CB4	191	VSS	83	VDD	227	RFU	119	DQ48	263	vss
12	DQ2	156	VSS	48	VSS	192	CB5	84	CS0_n	228	WE_n/ A14	120	VSS	264	DQ49
13	VSS	157	DQ3	49	CB0	193	VSS	85	VDD	229	VDD	121	DQS15_t/ TDQS15_t	265	vss
14	DQ12	158	VSS	50	VSS	194	CB1	86	CAS_n/ A15	230	NC	122	DQS15_c/ TDQS15_c	266	DQS6_c
15	VSS	159	DQ13	51	TDQS17_t/ TDQS17_t	195	VSS	87	ODT0	231	VDD	123	VSS	267	DQS6_t
16	DQ8	160	VSS	52	DQS17_c/ TDQS17_c	196	DQS8_c	88	VDD	232	A13	124	DQ54	268	vss
17	VSS	161	DQ9	53	VSS	197	DQS8_t	89	CS1_n	233	VDD	125	VSS	269	DQ55
18	DQS10_t/ TDQS10_t	162	VSS	54	CB6	198	VSS	90	VDD	234	A17	126	DQ50	270	vss
19	DQS10_c/ TDQS10_c	163	DQS1_c	55	VSS	199	CB7	91	ODT1	235	NC/C2	127	VSS	271	DQ51
20	VSS	164	DQS1_t	56	CB2	200	VSS	92	VDD	236	VDD	128	DQ60	272	vss
21	DQ14	165	VSS	57	VSS	201	CB3	93	CS2_n/C0,NC	237	CS3_n C1,NC	129	VSS	273	DQ61
22	VSS	166	DQ15	58	RESET_n	202	VSS	94	VSS	238	SA2	130	DQ56	274	vss
23	DQ10	167	VSS	59	VDD	203	CKE1	95	DQ36	239	VSS	131	VSS	275	DQ57
24	VSS	168	DQ11	60	CKE0	204	VDD	96	VSS	240	DQ37	132	DQS16_t/ TDQS16_t	276	vss
25	DQ20	169	VSS	61	VDD	205	RFU	97	DQ32	241	VSS	133	DQS16_c /TDQS16_c	277	DQS7_c
26	vss	170	DQ21	62	ACT_n	206	VDD	98	VSS	242	DQ33	134	vss	278	DQS7_t
27	DQ16	171	VSS	63	BG0	207	BG1	99	DQS13_t/ TDQ13_t	243	VSS	135	DQ62	279	vss
28	VSS	172	DQ17	64	VDD	208	ALERT_n	100	DQS13_c/ TDQS13_c	244	DQS4_c	136	VSS	280	DQ63
29	DQS11_t/ TDQS11_t	173	VSS	65	A12/BC_n	209	VDD	101	VSS	245	DQS4_t	137	DQ58	281	vss
30	DQS11_c/ TDQS11_c	174	DQS2_c	66	A9	210	A11	102	DQ38	246	VSS	138	VSS	282	DQ59
31	VSS	175	DQS2_t	67	VDD	211	A7	103	VSS	247	DQ39	139	SA0	283	vss
32	DQ22	176	VSS	68	A8	212	VDD	104	DQ34	248	VSS	140	SA1	284	VDDSPD
33	VSS	177	DQ23	69	A6	213	A5	105	VSS	249	DQ35	141	SCL	285	SDA
34	DQ18	178	VSS	70	VDD	214	A4	106	DQ44	250	VSS	142	VPP	286	VPP
35	VSS	179	DQ19	71	A3	215	VDD	107	VSS	251	DQ45	143	VPP	287	VPP
36	DQ28	180	VSS	72	A1	216	A2	108	DQ40	252	VSS	144	RFU	288	VPP
	No Connect, RFU														

NC = No Connect, RFU = Reserved for Future Use
 Address A17 is only valid for 16 Gb x4 based SDRAMs.
 RAS_n is a multiplexed function with A16.
 CAS_n is a multiplexed function with A15.
 WE_n is a multiplexed function with A14.



4. Architecture

Pin Definition

Pin Name	Description	Pin Name	Description
A0-A17 ¹	Register address input	SCL	I ² C serial bus clock for SPD/TSE and register
BAO, BA1	Register bank select input	SDA	1 ² C serial bus data line for SPD/TSE and register
BG0, BG1	Register bank group select input	SA0-SA2	I ² C slave address select for SPD/TSE and registe
RAS_n ²	Register row address strobe input	PAR	Register parity input
CAS_n ³	Register column address strobe input	VDD	SDRAM core power supply
WE_n ⁴	Register write enable input	C0, C1,C2	Chip ID lines for SDRAMs
CS0_n, CS1_n CS2_n, CS3_n	DIMM Rank Select Lines input	12 V	Optional power Supply on socket but not used on RDIMM
CKEO, CKE1	Register clock enable lines input	VREFCA	SDRAM command/address reference supply
ODT0, ODT1	Register on-die termination control lines input	VSS	Power supply return (ground)
ACT_n	Register input for activate input	VDDSPD	Serial SPD-TSE positive power supply
DQ0-DQ63	DIMM memory data bus	ALERT_n	Register ALERT_n output
CB0-CB7	DIMM ECC check bits	VPP	SDRAM Supply
TDQS0_t-TDQS17_t	Dummy loads formixed populations of x4	, 	
TDQS0_c-TDQS17_c	based and x8 based RDIMMs.	<u></u> '	
DQS0_t-DQS17_t	Data Buffer data strobes (positive line of differential pair)	DM0_n-DM8_n	Data Mask
DQS0_c-DQS17_c	Data Buffer data strobes (negative line of differential pair)	RESET_n	Set Register and SDRAMs to a Known State
DBIO_n-DBI8_n	Data Bus Inversion	EVENT_n	SPD signals a thermal event has occurred.
CK0_t, CK1_t	Register clock input (positive line of differential pair)		SDRAM I/O termination supply
CKO_c, CK1_c	Register clocks input (negative line of differential pair)	RFU	Reserved for future use
4			

Note 1 Address A17 is only valid for 16 Gb x4 based SDRAMs.

Note 2 RAS_n is a multiplexed function with A16.


Note 3 CAS_n is a multiplexed function with A15.

Note 4 WE_n is a multiplexed function with A14.




5. Function Block Diagram:

- (32GB, 2 Rank 2Gx4 DDR4 SDRAMs)







NOTE:

- 1. Unless otherwise noted, resistor values are 15±5%.
- 2. See the Net Structure diagrams for all resistors associated with the command, address and control bus.
- 3. ZQ resistors are 240±1% . For all other resistor values refer to the appropriate wiring diagram.



6. SDRAM Absolute Maximum Ratings

Symbol	Pa	arameter	Rating	Units	Note
	On a setting Tanana set usa	Normal Operating Temp.	0 to 85	°C	1,2
T _{OPER}	Operation Temperature	Extended Temp.	85 to 95	°C	1,3
T _{STG}	Storage Temperature		-55 to 100	°C	4,5
V _{IN,} V _{OUT}	Voltage on any pins rela	tive to Vss	-0.3 to +1.5	V	4
V _{DD}	Voltage on VDD supply	relative to Vss	-0.3 to +1.5	V	4,6
V _{DDQ}	Voltage on VDDQ suppl	y relative to Vss	-0.3 to +1.5	V	4,6

Note

- 1) Operating Temperature TOPER is the case surface temperature on the center/top side of the DRAM.
- 2) The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0-85°C under all operating conditions.
- 3) Some applications require operation of the Extended Temperature Range between 85°C and 95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
- a) Refresh commands must be doubled in frequency, therefore reducing the refresh interval tREFI to 3.9us.
- b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0b and MR2 A7 = 1b), in this case IDD6 current can be increased around 10~20% than normal Temperature range.
- 4. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 5. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 6. VDD and VDDQ must be within 300 mV of each other at all times;and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREF may be equal to or less than 300 mV



7. Operating Condition

Symbol	Parameter	Min	Nom	Мах	Units	Notes
VDD	Supply Voltage	1.14	1.2	1.26	V	1
VPP	DRAM activating power supply	2.375	2.5	2.75	V	2
VREFCA(DC)	Input reference voltage command/ address bus	0.49 x VDD	0.5 x VDD	0.51 x VDD	V	3
Vтт	Termination Voltage	0.49 × VDD	0.5 × VDD	0.51 × VDD	V	4

Note:

- 1. VDDQ tracks with VDD; VDDQ and VDD are tied together.
- 2. VPP must be greater than or equal to VDD at all times.
- 3. VREFCA must not be greater than 0.6 x VDD. When VDD is less than 500mV, VREF may be less than or equal to 300mV.
- 4. VTT termination voltages in excess of the specification limit adversely affect the voltage margins of command and address signals and reduce timing margins.



8. Operating, Standby, and Refresh Currents

- 32GB RDIMM (2 Rank 2Gx4 DDR4 SDRAMs)

Comple of	Dranged Conditions	Va	lue	l luite
Symbol	Proposed Conditions	IDD Max.	IPP Max.	Units
	Operating One Bank Active-Precharge Current (AL=0)CKE: High; External clock: On; tCK,			
	nRC, nRAS, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n:			
	Highbetween ACT and PRE; Command, Address, Bank Group Address, Bank Address			
IDD0	Inputs: partially toggling; Data IO: VDDQ; DM_n:stable at 1; Bank Activity: Cycling with one	1446	126	mA
	bank active at a time: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode			
	Registers2;ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for			
	detail pattern			
IDD0A	Operating One Bank Active-Precharge Current (AL=CL-1)	1500	126	mΛ
IDDUA	AL = CL-1, Other conditions: see IDD0	1500	126	mA
	Operating One Bank Active-Read-Precharge Current (AL=0)CKE: High;			
	External clock: On; tCK, nRC, nRAS, nRCD, CL: Refer to Component		126	
	Datasheet for detail pattern; BL: 81; AL: 0; CS_n: Highbetween ACT, RD and			
IDD4	PRE; Command, Address, Bank Group Address, Bank Address Inputs, Data	4040		4
IDD1	IO: partially toggling; DM_n: stableat 1; Bank Activity: Cycling with one bank	1643		mA
	active at a time: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component			
	Datasheet for detail pattern			
IDDAA	Operating One Bank Active-Read-Precharge Current (AL=CL-1)	4754	400	
IDD1A	AL = CL-1, Other conditions: see IDD1	1751	126	mA
	Precharge Standby Current (AL=0)CKE: High; External clock: On; tCK, CL:			
	Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at			
IDDON	1; Command,Address, Bank Group Address, Bank Address Inputs: partially	4000	400	4
IDD2N	toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banksclosed;	1360	108	mA
	Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0;			
	Pattern Details: Refer to Component Datasheet for detail pattern			
IDDS:	Precharge Standby Current (AL=CL-1)	4.400	400	
IDD2NA	AL = CL-1, Other conditions: see IDD2N	1428	108	mA

1				
	Precharge Standby ODT Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank			
IDD2NT	Group Address, Bank Address Inputs: partially toggling; Data IO: VSSQ;	1428	108	mA
	DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT:			
	Enabled in Mode Registers2; ODT Signal: toggling according; Pattern Details:			
	Refer to Component Datasheet for detail pattern			
IDDONII	Precharge Standby Current with CAL enabled	4404	400	A
IDD2NL	Same definition like for IDD2N, CAL enabled3	1104	108	mA
	Precharge Standby Current with Gear Down mode enabled	4000	400	
IDD2NG	Same definition like for IDD2N, Gear Down mode enabled3	1320	108	mA
	Precharge Standby Current with DLL disabled	40.15	465	
IDD2ND	Same definition like for IDD2N, DLL disabled3	1248	108	mA
	Precharge Standby Current with CA parity enabled			
IDD2N_par	Same definition like for IDD2N, CA parity enabled3	1356	108	mA
	Precharge Power-Down Current CKE: Low; External clock: On; tCK, CL: Refer		108	
	to Component Datasheet for detail pattern; BL: 81; AL:0; CS_n: stable at 1;			
	Command, Address, Bank Group Address, Bank Address Inputs: stable at 0;			
IDD2P	Data IO: VDDQ; DM_n: stable at 1;	737		mA
	Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: stable at 0			
	Precharge Quiet Standby Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command,			
IDD2Q	Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO:	1284	108	mA
	VDDQ; DM_n: stable at 1;Bank Activity: all banks closed;			
	Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0			
	Active Standby Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command,			
.==-::	Address, Bank Group Address, Bank Address Inputs: partially toggling; Data	·		_
IDD3N	IO: VDDQ; DM_n: stable at 1;Bank Activity: all banks	1574	144	mA
	open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable			
	at 0; Pattern Details:Refer to Component Datasheet			
	for detail pattern			



	Active Standby Current (AL=CL-1)			
IDD3NA	AL = CL-1, Other conditions: see IDD3N	1646	144	mA
	Active Power-Down Current			
	CKE: Low; External clock: On; tCK, CL: sRefer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command,			
IDD3P	Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO:	1026	144	mA
	VDDQ; DM_n: stable at 1; Bank Activity: all banks open;			
	Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0			
	Operating Burst Read Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 82; AL: 0; CS_n: High between RD;			
	Command, Address, Bank Group Address, Bank Address Inputs: partially			
IDD4R	toggling; Data IO: seamless read data burst with different	2656	126	mA
	data between one burst and the next one according; DM_n: stable at 1; Bank			
	Activity: all banks open, RD commands cycling through			
	banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2;			
	ODT Signal: stable at 0; Pattern Details: Refer to			
	Component Datasheet for detail pattern			
IDD4RA	Operating Burst Read Current (AL=CL-1)	2764	126	mA
	AL = CL-1, Other conditions: see IDD4R			
IDD4RB	Operating Burst Read Current with Read DBI	2656	126	mA
	Read DBI enabled3, Other conditions: see IDD4R			
	Operating Burst Write Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: High between WR;			
	Command, Address, Bank Group Address, Bank Address Inputs: partially			
IDD4W	toggling; Data IO: seamless write data burst with different	2673	108	mA
	data between one burst and the next one ; DM_n: stable at 1; Bank Activity: all			
	banks open, WR commands cycling through banks:			
	0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT			
	Signal: stable at HIGH; Pattern Details: Refer to Component			
	Datasheet for detail pattern			
IDD4WA	Operating Burst Write Current (AL=CL-1)	2727	108	mA
IDDTWA	AL = CL-1, Other conditions: see IDD4W	<u> </u>	100	111/1
IDD4WB	Operating Burst Write Current with Write DBI	2655	108	mA
1004440	Write DBI enabled3, Other conditions: see IDD4W	2000	100	11171



IDD4WC	Operating Burst Write Current with Write CRC	2529	108	mA
	Write CRC enabled3, Other conditions: see IDD4W			
IDD4W_par	Operating Burst Write Current with CA Parity	2871	108	mA
	CA Parity enabled3, Other conditions: see IDD4W	_0, .	. 30	, \
	Burst Refresh Current (1X REF)			
	CKE: High; External clock: On; tCK, CL, nRFC: Refer to Component Datasheet			
	for detail pattern; BL: 81; AL: 0; CS_n: High between			
IDD5B	REF; Command, Address, Bank Group Address, Bank Address Inputs: partially	5286	504	mA
10030	toggling ; Data IO: VDDQ; DM_n: stable at 1; Bank	3200	304	ША
	Activity: REF command every nRFC ; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: stable at 0; Pattern Details:			
	Refer to Component Datasheet for detail pattern			
	Burst Refresh Current (2X REF)			
IDD5F2	tRFC=tRFC_x2, Other conditions: see IDD5B	4047	378	mA
IDD5F4	Burst Refresh Current (4X REF)	3740	360	mA
100314	tRFC=tRFC_x4, Other conditions: see IDD5B	3740	300	ША
	Self Refresh Current: Normal Temperature Range			
	TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE:			
	Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer		144	
IDD6N	to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command,	948		mA
	Address, Bank Group Address, Bank Address, Data IO:			
	High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer			
	and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL			
	Self-Refresh Current: Extended Temperature Range)			
	TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE:			
	Low; External clock: Off; CK_t and CK_c: LOW; CL:			
1555-	Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n,	4047	4.4.4	A
IDD6E	Command, Address, Bank Group Address, Bank Address, Data	1347	144	mA
	IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh			
	operation; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: MID-LEVEL			
				· · · · · · · · · · · · · · · · · · ·



IDD6R	Self-Refresh Current: Reduced Temperature Range TCASE: 0 - TBD (~35-45)°C; Low Power Array Self Refresh (LP ASR): Reduced4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MID-LEVEL	695	144	mA
IDD6A	Auto Self-Refresh Current TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Auto4; Partial Array Self-Refresh (PASR): Full Array; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Auto Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MID-LEVEL	913	144	mA
IDD7	Operating Bank Interleave Read Current CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: CL-1; CS_n: High between ACT and RDA; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; DatalO: read data bursts with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: two times interleaved cycling through banks (0, 1,7) with different addressing; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	3902	288	mA
IDD8	Maximum Power Down Current TBD	532	108	mA



9. Timing Parameters

9. Tilling Parameters				
Clock Timing				
Parameter	Symbol	MIN	MAX	Units
Minimum Clock Cycle Time (DLL off mode)	tCK (DLL_OFF)	8	20	ns
Average Clock Period	tCK(avg)	0.625	<0.682	ns
Average high pulse width	tCH(avg)	0.48	0.52	tCK(avg)
Average low pulse width	tCL(avg)	0.48	0.52	tCK(avg)
Absolute Clock Period	tCK(abs)	tCK(avg)min + tJIT(per)min_ to t	tCK(avg)m ax + tJIT(per)m ax_tot	tCK(avg)
Absolute clock HIGH pulse width	tCH(abs)	0.45	-	tCK(avg)
Absolute clock LOW pulse width	tCL(abs)	0.45	-	tCK(avg)
Clock Period Jitter- total	JIT(per)_tot	-32	32	ps
Clock Period Jitter- deterministic	JIT(per)_dj	-16	16	ps
Clock Period Jitter during DLL lock-ing period	tJIT(per, lck)	-25	25	ps
Cycle to Cycle Period Jitter	tJIT(cc)_to-tal	62		ps
Cycle to Cycle Period Jitter during DLL locking period	tJIT(cc, lck)	50)	ps
Cumulative error across 2 cycles	tERR(2per)	-46	46	ps
Cumulative error across 3 cycles	tERR(3per)	-55	55	ps
Cumulative error across 4 cycles	tERR(4per)	-61	61	ps
Cumulative error across 5 cycles	tERR(5per)	-65	65	ps
Cumulative error across 6 cycles	tERR(6per)	-69	69	ps
Cumulative error across 7 cycles	tERR(7per)	-73	73	ps

Cumulative error across 8 cycles	tERR(8per)	-76	76	ps
Cumulative error across 9 cycles	tERR(9per)	-78	78	ps
Cumulative error across 10 cycles	tERR(10per)	-80	80	ps
Cumulative error across 11 cycles	tERR(11per)	-83	83	ps
Cumulative error across 12 cycles	tERR(12per)	-84	84	ps
Cumulative error across 13 cycles	tERR(13per)	-86	86	ps
Cumulative error across 14 cycles	tERR(14per)	-87	87	ps
Cumulative error across 15 cycles	tERR(15per)	-89	89	ps
Cumulative error across 16 cycles	tERR(16per)	-90	90	ps
Cumulative error across 17 cycles	tERR(17per)	-92	92	ps
Cumulative error across 18 cycles	tERR(18per)	-93	93	ps
Cumulative error across n = 13, 14 49, 50 cycles	tERR(nper)	tERR(nper)min = (tJIT(per)_t tERR(nper)max = (tJIT(per)_t	otal min) ((1 + 0.68ln(n)) *	ps
Command and Address setup time to CK_t, CK_c referenced to Vih(ac) / Vil(ac) levels	tIS(base)	40	-	ps
Command and Address setup time to CK_t, CK_c referenced to Vref levels	tIS(Vref)	130	-	ps
Command and Address hold time to CK_t, CK_c referenced to Vih(dc) / Vil(dc) levels	tIH(base)	65	-	ps
Command and Address hold time to CK_t, CK_c referenced	tlH(Vref)	130	-	ps



to Vref levels				
Control and Address Input	tIPW	340	_	ps
pulse width for each input	CIP VV	340	_	μ
Command and Address Timing				
Parameter	Symbol	MIN	MAX	Units
CAS_n to CAS_n command	tCCD_L	max(5 nCK,		nCK
delay for same bank group	teed_t	5 ns)		TICK
CAS_n to CAS_n command	tCCD_S	4	_	nCK
delay for different bank group	(CCD_3	4		TICK
ACTIVATE to ACTIVATE		Max(4nCK,5.		
Command delay to different	tRRD_S(2K)	3ns)	-	nCK
bank group for 2KB page size		3113)		
ACTIVATE to ACTIVATE				
Command delay to different	tRRD_S(1K)	Max(4nCK,2.5ns)	-	nCK
bank group for 2KB page size				
ACTIVATE to ACTIVATE				
Command delay to different	+PPD S(1/2K)	Max(4nCK,2.5ns)		nCK
bank group for 1/ 2KB page	tRRD_S(1/ 2K)	Widx(411Cix,2.5113)		TICK
size				
ACTIVATE to ACTIVATE		Max(4nCK,6.		
Command delay to same	tRRD_L(2K)	4ns)	-	nCK
bank group for 2KB page size		4113)		
ACTIVATE to ACTIVATE		Max(4nCK,4.		
Command delay to same	tRRD_L(1K)	9ns)	-	nCK
bank group for 1KB page size		31137		
ACTIVATE to ACTIVATE				
Command delay to same	tRRD_L(1/ 2K)	Max(4nCK,4.	_	nCK
bank group for 1/2KB page	<u>_</u> _(, _ ,	9ns)		
size				
Four activate window for 2KB	tFAW_2K	Max(28nCK,3	-	ns
page size	, 	Ons)		
Four activate window for 1KB	tFAW_1K	Max(20nCK,2	-	ns
page size	<u>_</u>	1ns)		2
Four activate window for	tFAW_1/2K	Max(16nCK,1	-	ns
1/2KB page size	<u>-</u> 421	Ons)		5
Delay from start of internal	tWTR_S	max(2nCK,2.	-	
write transaction to internal	9	5ns)		



read com-mand for different				
bank group				
Delay from start of internal				
write transaction to internal		max(4nCK,7.		
read com-mand for same	tWTR_L	5ns)	-	
bank group				
Internal READ Command to		max(4nCK,7.		
PRE-CHARGE Command delay	tRTP	5ns)	-	
WRITE recovery time	tWR	15	-	ns
, , , , , , , , , , , , , , , , , , ,		tWR+max		
Write recovery time when	tWR CRC DM	(5nCK,3.75ns	_	ns
CRC and DM are enabled	tww_cwc_bw)		113
delay from start of internal		,		
write transaction to internal		tWTR_S+ma		
read com-mand for different	+\A/TD	x		nc
	tWTR_S_C RC_DM	(5nCK,3.75ns	-	ns
bank group with both CRC)		
and DM enabled				
delay from start of internal				
write transaction to internal		tWTR_L+max		
read com-mand for same	tWTR_L_C RC_DM	(5nCK,3.75ns	-	ns
bank group with both CRC)		
and DM enabled				
DLL locking time	tDLLK	1024	-	nCK
Mode Register Set command	tMRD	8	_	nCK
cycle time	UVIND	Ü		nek
Mode Register Set command	tMOD	max(24nCK,1		
up-date delay	tiviob	5ns)	-	
Multi-Purpose Register	±1.4DDD	4		CV
Recovery Time	tMPRR	1	-	nCK
Multi Purpose Register Write	WWD 1155	tMOD (min)		
Re-covery Time	tWR_MPR	+ AL + PL	-	-
Auto precharge write	.= /	Programmed WR -	roundup (tRP /	
recovery + precharge time	tDAL(min)	tCK(a	vg))	nCK
DQ0 or DQL0 driven to 0				
set-up time to first DQS rising	tPDA_S	0.5	-	UI
edge				
DQ0 or DQL0 driven to 0 hold	tPDA_H	0.5	-	UI
		l .	l .	



time from last DQS fall-ing				
edge				
CS_n to Command Address Late	ncy			
CS_n to Command Address Laten-cy	tCAL	max(3 nCK, 3.748 ns)	-	nCK
DRAM Data Timing				
DQS_t,DQS_c to DQ skew, per group, per access	tDQSQ	-	0.20	tCK(avg) /2
DQ output hold time from DQS_t,DQS_c	tQH	0.70	-	tCK(avg) /2
Data Valid Window per device: tQH - tDQSQ for a device	tDVWd	0.64	-	UI
Data Valid Window per device, per pin: tQH - tDQSQ each device's out-put	tDVWp	0.72	-	UI
DQ low impedance time from CK_t, CK_c	tLZ(DQ)	-250	160	Ps
DQ high impedance time from CK_t, CK_c	tHZ(DQ)	-	160	ps
Data Strobe Timing				
DQS_t, DQS_c differential READ Preamble	tRPRE	0.9		tCK
DQS_t, DQS_c differential READ Postamble	tRPST	0.33	TBD	tCK
DQS_t,DQS_c differential output high time	tQSH	0.4	-	tCK
DQS_t,DQS_c differential output low time	tQSL	0.4	-	tCK
DQS_t, DQS_c differential WRITE Preamble	tWPRE	0.9	-	tCK
DQS_t, DQS_c differential WRITE Postamble	tWPST	0.33	TBD	tCK
DQS_t and DQS_c low-impedance time (Referenced from RL-1)	tLZ(DQS)	-250	160	ps



DQS_t and DQS_c high-impedance time (Referenced from RL+BL/2)	tHZ(DQS)	-	160	ps	
DQS_t, DQS_c differential input low pulse width	tDQSL	0.46	0.54	tCK	
DQS_t, DQS_c differential input high pulse width	tDQSH	0.46	0.54	tCK	
DQS_t, DQS_c rising edge to CK_t, CK_c rising edge (1 clock preamble)	tDQSS	-0.27	0.27	tCK	
DQS_t, DQS_c falling edge setup time to CK_t, CK_c rising edge	tDSS	0.18	-	tCK	
DQS_t, DQS_c falling edge hold time from CK_t, CK_c rising edge	tDSH	0.18	-	tCK	
DQS_t, DQS_c rising edge output timing locatino from rising	tDQSCK (DLL On)	-160	160	ps	
DQS_t, DQS_c rising edge output variance window per DRAM	tDQSCKI (DLL On)		260	ps	
MPSM Timing					
Command path disable delay upon MPSM entry	tMPED	tMOD(min) + tCPDED(min)	-		
Valid clock requirement after MPSM entry	tCKMPE	tMOD(min) + tCPDED(min)	-		
Valid clock requirement before MPSM exit	tCKMPX	tCKSRX(min)			
Exit MPSM to commands not requiring a locked DLL	tXMP	txs(imin)			
Exit MPSM to commands requiring a locked DLL	tXMPDLL	tXMP(min) + tXSDLL(min)			
CS setup time to CKE	tMPX_S	tISmin + tIHmin	-		
Calibration Timing	Calibration Timing				
Power-up and RESET calibration time	tZQinit	1024	-	nCK	



P				
Normal operation Full calibration time	tZQoper	512	-	nCK
Normal operation Short	tZQCS	128	-	nCK
calibration time				
Reset/Self Refresh Timing				
Exit Reset from CKE HIGH to a valid command	command tXPR	max (5nCK,tRFC(min)+ 10ns)	-	
Exit Self Refresh to commands not requiring a locked DLL	tXS	tRFC(min)+1 Ons	-	
SRX to commands not requiring a locked DLL in Self Refresh ABORT	tX-S_ABORT(min)	tRFC4(min)+ 10ns	-	
Exit Self Refresh to ZQCL,ZQCS and MRS (CL,CWL,WR,RTP and Gear Down)	tXS_FAST (min)	tRFC4(min)+ 10ns	-	
Exit Self Refresh to commands re-quiring a locked DLL	tXSDLL	tDLLK(min)	-	
Minimum CKE low width for Self re-fresh entry to exit timing	tCKESR	tCKE(min)+1 nCK	-	
Minimum CKE low width for Self re-fresh entry to exit timing with CA Parity enabled	tCKESR_ PAR	tCKE(min)+ 1nCK+PL	-	
Valid Clock Requirement after Self Refresh Entry (SRE) or Power- Down Entry (PDE)	tCKSRE	max(5nCK,10 ns)	-	
Valid Clock Requirement after Self Refresh Entry (SRE) or Power- Down when CA Parity is enabled	tCKS-RE_PAR	max (5nCK,10ns) +PL	-	
Valid Clock Requirement before Self Refresh Exit (SRX)	tCKSRX	max(5nCK,10 ns)	-	



or Power-Down Exit (PDX) or				
Reset Exit				
Power Down Timing				
Exit Power Down with DLL on				
to any valid command;Exit				
Precharge Power Down with	tXP	(4nCK,6ns)	-	
DLL frozen to commands not				
requiring a locked DLL				
		max (3nCK,		
CKE minimum pulse width	tCKE	5ns)	-	
Command pass disable delay	tCPDED	4	-	nCK
Power Down Entry to Exit	+00	+CVF/~~:~\	0*+DEE1	
Timing	tPD	tCKE(min)	9*tREFI	
Timing of ACT command to		_		
Power Down entry	tACTPDEN	2	-	nCK
Timing of PRE or PREA				
command to Power Down	tPRPDEN	2	-	nCK
entry				
Timing of RD/RDA command				0.4
to Power Down entry	tRDPDEN	RL+4+1	-	nCK
Timing of WR command to				
Power Down entry (BL8OTF,	tWRPDEN	WL+4+(tWR/	-	nCK
BL8MRS, BC4OTF)		tCK(avg))		
Timing of WRA command to				
Power Down entry (BL8OTF,	tWRAPDEN	WL+4+WR+1	-	nCK
BL8MRS, BC4OTF)				
Timing of WR command to		WL+2+(tWR/		2.7
Power Down entry (BC4MRS)	tWRP-BC4DEN	tCK(avg))	-	nCK
Timing of WRA command to				6
Power Down entry (BC4MRS)	tWRAP-BC4DEN	WL+2+WR+1	-	nCK
Timing of REF command to	1055005	2		014
Power Down entry	tREFPDEN	2	-	nCK
Timing of MRS command to		10.400/		
Power Down entry	tMRSPDEN	tMOD(min)	-	
PDA Timing				
Mode Register Set command	+8400 004	max(16nCK,1		
cycle time in PDA mode	tMRD_PDA	Ons)		



Mode Register Set command up-date delay in PDA mode	tMOD_PDA	tMOD		
ODT Timing				
Asynchronous RTT turn-on				
delay (Power-Down with DLL	taonas	1.0	9.0	ns
frozen)				
Asynchronous RTT turn-off				
delay (Power-Down with DLL	tAOFAS	1.0	9.0	ns
frozen)				
RTT dynamic change skew	tADC	0.26	0.74	tCK(avg)
Write Leveling Timing				
First DQS_t/DQS_n rising				
edge af-ter write leveling	tWLMRD	40	-	nCK
mode is pro-grammed				
DQS_t/DQS_n delay after				
write lev-eling mode is	tWLDQSEN	25	-	nCK
programmed				
Write leveling setup time				
from rising CK_t, CK_c		0.10		. 01/
crossing to rising	tWLS	0.13	-	tCK(avg)
DQS_t/DQS_n crossing				
Write leveling hold time from				
rising DQS_t/DQS_n crossing	tWLH	0.13	-	tCK(avg)
to rising CK_t, CK_ crossing				
Write leveling output delay	tWLO	0	9.5	ns
Write leveling output error	tWLOE		2	ns
CA Parity Timing				
Commands not guaranteed to	.D.D			
be executed during this time	tPAR_UN-KNOWN	-	PL	
Delay from errant command				
to ALERT_n assertion	tPAR_ALER T_ON	-	PL+6ns	
Pulse width of ALERT_n signal		22		211
when asserted	tPAR_ALER T_PW	96	192	nCK
Time from when Alert is				
asserted till controller must	4DAD 4150 T 505		0.5	614
start providing DES	tPAR_ALER T_RSP	-	85	nCK
commands in Persistent CA				




parity mode				
Parity Latency	PL	6		nCK
CRC Error Reporting				
CRC error to ALERT_n latency	tCRC_ALER T	3	13	ns
CRC ALERT_n pulse width	CRC_ALER T_PW	6	10	nCK
tREFI				
	2Gb	160	-	ns
4DEC4 (min)	4Gb	260	-	ns
tRFC1 (min)	8Gb	350	-	ns
	16Gb	550	-	ns
	2Gb	110	-	ns
4DEC2 (min)	4Gb	160	-	ns
tRFC2 (min)	8Gb	260	-	ns
	16Gb	350	-	ns
	2Gb	90	-	ns
	4Gb	110	-	ns
tRFC3 (min)	8Gb	160	-	ns
	16Gb	260	-	ns



10. PACKAGE DIMENSION

- (32GB, 2 Rank 2Gx4 DDR4 base RDIMM)



Note: All dimensions are in millimeters (mils) and should be kept within a tolerance of ± 0.15 (6), unless otherwise specified.



Revision Log

Rev	Date	Modification
0.1	8 th October 2019	Preliminary Edition
1.0	8 th October 2019	Official Released