

Approval Sheet

Customer	
Product Number	M0SB-28PA4CA2-J
Module speed	PC-100
Pin	144 Pin
CAS Latency	CL-2
SDRAM Operating Temp.	0 °C ~ 70 °C
Date	2 nd November 2023

The Total Solution For Industrial Flash Storage



1. Features

Key Parameter

Industry	Speed	Speed Data Rate MT/s			tRCD	tRP	tRC
Nomenclature	Grade	CL=2	CL=2.5	CL=3	(ns)	(ns)	(ns)
PC-100	Α	100	-	100	20	20	70

- Single Pulsed RAS- interface
- Fully Synchronous to positive CLK edge
- 4 banks controlled by BA0 & BA1
- Multiple Burst Read with single write option
- Automatic and controlled precharge command
- · Auto refresh (CBR) and Self-Refresh
- Standard 144-pin Memory Module
- Intend for 100 MHz applications
- Inputs and Outputs are LVTTL compatible
- VDD=VDDQ= 3.3 Volt ± 0.3

- Serial Presence Detect with EEPROM
- SDRAM Operation Temperature (Note 1)
 - $0^{\circ}C \leq TA \leq +70^{\circ}C$
- Programmable Device Operation:
 - Burst Type: Sequential or Interleave
 - Device CAS# Latency:2, 3
- RoHS Compliant (Section 14)

Note: 1. The refresh rate is required to double when TA Exceeds 70°C.



2. Environmental Requirements

iDIMM are intended for use in standard office environments that have limited capacity for heating and air conditioning.

Symbol	Parameter		Rating	Units	Notes
Topr	Operating Temperature (ambient)		0 to +70	°C	1
Тѕтс	Storage Temperature		-55 to +150	°C	

The component maximum case temperature (Tcase) shall not exceed the value specified in the DDR DRAM component specification.



3. Ordering Information

SDR SODIMM							
Part Number	Density	Speed	Organization	Number of DRAM	Number of rank	ECC	
M0SB-28PA4CA2-J	128MB	PC-100	16Mx16	4	1	N	



4. Pin Configurations (Front side/Back side)

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	Vss	2	Vss	51	DQM14	52	DQM46	95	DQ21	96	DQ53
3	DQ0	4	DQ32	53	DQM15	54	DQM47	97	DQ22	98	DQ54
5	DQ1	6	DQ33	55	Vss	56	Vss	99	DQ23	100	DQ55
7	DQ2	8	DQ34	57	NC	58	NC	101	V _{DD}	102	V _{DD}
9	DQ3	10	DQ35	59	NC	60	NC	103	A6	104	A7
11	V_{DD}	12	V_{DD}		586 E.C.	-		105	A8	106	BA0
13	DQ4	14	DQ36		Volta	ge Key		107	Vss	108	VSS
15	DQ5	16	DQ37					109	A9	110	BA1
17	DQ6	18	DQ38	61	**CLK0	62	**CKE0	111	A10/AP	112	A11
19	DQ7	20	DQ39	63	V _{DD}	64	V _{DD}	113	V _{DD}	114	V _{DD}
21	Vss	22	Vss	65	V _{DD} RAS	66	V _{DD} CAS	115	DQM2	116	DQM6
23	DQM0	24	DQM4	67	WE	68	**CKE1	117	DQM3	118	DQM7
25	DQM1	26	DQM5	69	**CS0	70	A12	119	Vss	120	Vss
27	V _{DD}	28	V_{DD}	71	**CS1	72	*A13	121	DQ24	122	DQ56
29	AO	30	A3	73	DU	74	**CLK1	123	DQ25	124	DQ57
31	A1	32	A4	75	V _{SS}	76	Vss	125	DQ26	126	DQ58
33	A2	34	A.5	77	NC	78	NC	127	DQ27	128	DQ59
35	Vss	36	Vss	79	NC	80	NC	129	V _{DD}	130	V _{DD}
37	DQ8	38	DQ40	81	V _{DD}	82	V _{DD}	131	DQ28	132	DQ60
39	DQ9	40	DQ41	83	DQ16	84	DQ48	133	DQ29	134	DQ61
41	DQ10	42	DQ42	85	DQ17	86	DQ49	135	DQ30	136	DQ62
43	DQ11	44	DQ43	87	DQ18	88	DQ50	137	DQ31	138	DQ63
45	V _{DD}	46	V _{DD}	89	DQ19	90	DQ51	139	Vss	140	Vss
47	DQ12	48	DQ44	91	Vss	92	Vss	141	SDA	142	SCL
49	DQ13	50	DQ45	93	DQ20	94	DQ52	143	V _{DD}	144	V _{DD}



5. Architecture


Pin Definition

Pin Name	Description	Pin Name	Description
A0 - A12	SDRAM address bus	CKE0 – CKE1	SDRAM clock enable lines
SA0 - SA1	SDRAM Bank Address Inputs	SCL	Serial Presence Detect Clock Input
RAS-	SDRAM row address strobe	SDA	Serial Presence Detect Data input/output
CAS-	SDRAM column address strobe	DQM0 – DQM7	SDRAM data masks
WE-	SDRAM write enable	Vdd	Power Supply
CS0 CS1-	Chip select input	GND	Ground
CLK0 – CLK1	SDRAM Clock input.	DU	Spare Pin
D0 – D63	DIMM memory data bus	NC	No connection



6. Function Block Diagram:

(128MB, 1 Rank, 16Mx16 SDR SDRAMs)





7. Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
T _{STG}	Storage Temperature	-55 to 150	°C
V _{INPUT}	Voltage input pins relative to Vss	-0.3 to +4.6	V
V _{DD}	Voltage on VDD supply relative to Vss	-0.3 to +4.6	V
V _{DDQ}	Voltage on VDDQ supply relative to Vss	-0.3 to +4.6	V

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



8. DC Operating Conditions

- DC Electrical Operating Conditions

 $(T_A = -0 \, {}^{\circ}C \sim 70 \, {}^{\circ}C; \, V_{SS} = 0V)$

Symbol	Parameter	Min	Тур.	Мах	Units	Notes
VDD	Supply Voltage	3.0	3.3	3.6	V	1
VDDQ	Supply Voltage	3.0	3.3	3.6	V	1
VIH (DC)	Input High (Logic1) Voltage	2.0	-	Vcc + 0.3	V	1,2
VIL (DC)	Input Low (Logic0) Voltage	-0.5	-	0.8	V	1,3

Note:

- All voltages referenced to Vss and VssQ
- 2. VIH (max) = VDD + 1.2V for pulse width ≤ 5ns.
- 3. VIL (min) = VSS +-1.2V for pulse width ≤ 5ns.

- DC Electrical Characteristics

 $(T_A = 0 \, {}^{\circ}C \sim 70 \, {}^{\circ}C; \, V_{SS} = 0V)$

Symbol	Parameter	Min	Max	Units
lı(L)	Input Leakage Current, any input $ (0.0 \text{V} \leq \text{VIN} \leq \text{VDD}), \text{ All Other Pins Not Under Test} = 0 \text{V} $	-2	2	μΑ
lo(L)	Output Leakage Current (Dou⊤ is disabled, 0.0V ≤ Vouт ≤ Vdd)	-2	2	μΑ
Vон	Output Level (LVTTL) Output "H" Level Voltage (IOUT = -2.0mA)	2.4	-	V
VoL	Output Level (LVTTL) Output "L" Level Voltage (IOUT = +2.0mA)	-	0.4	٧



9. Capacitance

 $(T_A = 0 \, {}^{\circ}C \sim 70 \, {}^{\circ}C; \, VDD = 3.3 \pm 0.3 \, V)$

Symbol	Parameter	Min.	Max.	Units
Сськ	Input Capacitance: CLK	4.5	6	pF
Cin	Input Capacitance: All other input pins and balls	2.5	6	pF
Cio	Input/Output Capacitance: DQ	4	6	pF



10. Operating, Standby, and Refresh Currents

- 128MB SODIMM (1 Rank, 16Mx16 SDR SDRAMs $T_A = 0$ °C ~ 70 °C; $V_{DDQ} = V_{DD} = 3.3\pm0.3V$)

Symbol	Parameter/Condition	PC-100	Unit
I CC1	Operation Current: Burst length = 4, CL = 3, tRC> = tRC(min), tCK> = tCK(min), IO = 0 mA, 2 Bank Interleave Operation	440	mA
I CC2P	Precharged Standby Current in Power Down Mode: CKE< = VIL(max), tCK> = tCK(min)	40	mA
I CC2N	Precharged Standby Current in Non-Power Down Mode: CKE> = VIH(min), tCK> = tCK(min), Input changed once in 3 cycles.	120	mA
I ссзn	Active Standby Current in Non-Power Down Mode: CKE> = VIH(min), tck> = tck(min), Input changed one time	200	mA
I ССЗР	Active Standby Current in Power Down Mode: CKE< = VIL(max), tCK> = tCK(min)	120	mA
I CC4	Burst Operating Current: Burst length = Full Page, tRC = Infinite, CL = 3, tCK> = tCK(min), IO = 0 mA 2 Banks Activated	400	mA
I CC5	Auto Refresh Current: tRC>= tRC(min)	460	mA
I CC6	Self Refresh Current: CKE = <0.2 V	20	mA

- 1. Currents given are valid for a single device. .
- 2. These parameters depend on the cycle rate and are measured with the cycle determined by the minimum value of tck and tkc.

 Input signals are changed up to three times during tkc(min).
- The specified values are obtained with the output open.
- 4. Input signals are changed once during tcк(min).
- Input signals are changed once during three clock cycles.
- 6. Active Standby Current will be higher if Clock Suspend is entered during a burst read cycle (add 1mA per DQ).
- Input signals are stable.



11. AC Timing Specifications

(T_A =0 °C ~ 70 °C; $V_{DDQ} = V_{DD}$, See AC Characteristics)

Constant	Davarratar	PC-	·100	Unit				
Symbol	Parameter	Min.	Max.					
Clock an	Clock and Clock Enable							
tAc	DQ output access time from CK/CK#	-	6	ns				
tсн	CK high-level width	2.5	-	ns				
tCL	CK low-level width	2.5	-	ns				
fCK	System frequency	-	100	MHz				
tcĸ	Clock Cycle Time	10		ns				
tΤ	Transition time (rise and fall)	0.3	1.2	ns				
Comman	d Parameters							
tRCD	/RAS to /CAS delay	20	-	ns				
tRC	Cycle Time	70	-	ns				
tRAS	Active command Period	50	100K	ns				
tRP	Precharge Time	20	-	ns				
tRRD	Bank to Bank delay time	20	-	ns				
tCCD	/CAS to /CAS delay time (same bank)	1	-	CLK				
Refresh (Cycle							
txsr	Self Refresh Exit to Active Time	1	-	ns				
tref	Refresh Period (8192 cycles)	-	64	ms				
Complead	Davamatan	PC-	100	Unit				
Symbol	Parameter	Min.	Max.					
Read Cy	cle							
tон	Data Out Hold Time	2.5	-	ns				
tLZ	Data Out to Low Impedance Time	1	-	Ns				
tHZ	Data Out to High Impedance Time	-	6	ns				
tDQZ	DQM Data Out Disable Latency	-	2	CLK				
Write Cy	cle							




twr	Write Recovery Time for Auto precharge	2	-	CLK
tDQW	tDQW DQM Write Mask Latency		1	CLK

13 Rev 1.1 **November 2023**



12. PACKAGE DIMENSION

- (128MB, 1 Rank, 16Mx16 DDR SDRAMs)



Note: Device position is only for reference.



13. RoHS Declaration

innodisk

宜鼎國際股份有限公司

Innodisk Corporation

Tel:(02)7703-3000 Fax:(02) 7703-3555 Internet: http://www.innodisk.com/

ROHS 自我宣告書(RoHS Declaration of Conformity)

Manufacturer Product: All Innodisk EM Flash and Dram products

宣鼎國際股份有限公司(以下稱本公司)特此保證售予貴公司之所有產品,皆符合歐盟 2011/65/EU 關於 RoHS 之規範要求。

Innodisk Corporation declares that all products sold to the company, are complied with European Union RoHS Directive (2011/65/EU) requirement

二、 本公司同意因本保證書或與本保證書相關事宜有所爭議時,雙方宜友好協商,違成協議。

Innodisk Corporation agrees that both parties shall settle any dispute arising from or in connection with this Declaration of Conformity by friendly negotiations.

Name of hazardous substance	Limited of RoHS ppm (mg/kg)	
Cd	< 100 ppm	
Pb	< 1000 ppm	
Hg	< 1000 ppm	
Chromium VI (Cr+6)	< 1000 ppm	
Polybromodiphenyl ether (PBDE)	< 1000 ppm	
Polybrominated Biphenyls (PBB)	< 1000 ppm	

立 保 證 書 人 (Guarantor)

Company name 公司名稱: Innodisk Corporation 宜鼎國際股份有限公司

Company Representative 公司代表人: Richard Lee 李鐘亮

Company Representative Title 公司代表人職稱: CEO 執行長



15 Rev 1.1



Revision Log

Rev	Date	Modification
0.1	30 th March 2015	Preliminary Edition
1.0	30 th March 2015	Official Release.
1.1	2 nd November 2023	Updated 12. PACKAGE DIMENSION