

# Approval Sheet

<b>Customer</b>	
<b>Product Number</b>	<b>M4D0-8GSSQ5RG</b>
<b>Module speed</b>	<b>PC4-2133</b>
<b>Pin</b>	<b>260 pin</b>
<b>CI-tRCD-tRP</b>	<b>15-15-15</b>
<b>SDRAM Operating Temp</b>	<b>-40°C~85°C</b>
<b>Date</b>	<b>15<sup>th</sup> June 2016</b>

**Approval by Customer**

**P/N:**

**Signature:**

**Date:**

**Sales:** \_\_\_\_\_

**Sr. Technical Manager: John Hsieh**

Rev 1.0

## 1. Features

### Key Parameter

Industry Nomenclature	Speed Grade	Data Rate MT/s			tRCD (ns)	tRP (ns)	tRC (ns)
		CL=11	CL=13	CL=15			
PC4-2133	R	1600	1866	2133	14.06	14.06	47.06

- JEDEC Standard 260-pin Dual In-Line Memory Module
- Intend for PC4-2133 applications
- Inputs and Outputs are SSTL-12 compatible
- VDD=VDDQ= 1.2 Volt (TYP)
- VPP=2.5 Volt (TYP)
- VDDSPD=2.2-3.6V
- Low-Power auto self-refresh (LPASR)
- SDRAMs have 16 internal banks for concurrent operation (4 Bank Group of 4 banks each)
- Normal and Dynamic On-Die Termination for data, strobe and mask signals.
- Data bus inversion (DBI) for data bus
- Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the MRS
- Selectable BC4 or BL8 on-the fly (OTF)
- Golden Connector
- Fly-By topology
- Terminated control, command and address bus
- Programmable /CAS Latency: 10,11,12,13,14,15,16,17
- Operation temperature – (-40°C ~85°C)
- On-die VREFDQ generation and Calibration
- On-Board EEPROM
- RoHs and Halogen free (*Section 13*)
- Support ECC function

## 2. Environmental Requirements

iDIMM are intended for use in standard office environments that have limited capacity for heating and air conditioning.

Symbol	Parameter	Rating	Units	Notes
TOPR	Operating Temperature (ambient)	-40 to +85	°C	1
TSTG	Storage Temperature	-50 to +100	°C	
HOPR	Operating Humidity (relative)	10 to 90	%	
HSTG	Storage Humidity (without condensation)	5 to 95	%	
PBAR	Barometric Pressure (operating & storage)	105 to 69	K Pascal	1,2

1. The component maximum case temperature (Tcase) shall not exceed the value specified in the DDR DRAM component specification.  
 2. Up to 9850 ft.

## 3. SDRAM Parameters by device density

RTT_Nom Setting	Parameter		4Gb	Units
tREFI	Average periodic refresh interval	$0^{\circ}\text{C} \leq \text{T}_{\text{CASE}} \leq 85^{\circ}\text{C}$	7.8	μs
		$85^{\circ}\text{C} \leq \text{T}_{\text{CASE}} \leq 95^{\circ}\text{C}$	3.9	μs

#### 4. Ordering Information

DDR4 ECC SODIMM W/T Sorting						
Part Number	Density	Speed	DIMM Organization	Number of DRAM	Number of rank	ECC
<b>M4D0-8GSSQ5RG</b>	8GB	PC4-2133	1Gx72	18	2	Y

## 5. Pin Configurations (Front side/Back side)

### DDR4 512Mx8 base SODIMM

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	VSS	2	VSS	67	DQ29	68	VSS	133	A1	134	EVENT_n, NF	199	DM5_n/ DBI5_n	200	DQS5_t
3	DQ5	4	DQ4	69	VSS	70	DQ24	135	VDD	136	VDD	201	VSS	202	VSS
5	VSS	6	VSS	71	DQ25	72	VSS	137	CK0_t	138	CK1_n/NF	203	DQ46	204	DQ47
7	DQ1	8	DQ0	73	VSS	74	DQS3_c	139	CK0_c	140	CK1_c/NF	205	VSS	206	VSS
9	VSS	10	VSS	75	DM3_n/ DBI3_n	76	DQS3_t	141	VDD	142	VDD	207	DQ42	208	DQ43
11	DQS0_c	12	DM0_n/ DBI0_n	77	VSS	78	VSS	143	PARITY	144	A0	209	VSS	210	VSS
13	DQS0_t	14	VSS	79	DQ30	80	DQ31	145	BA1	146	A10/AP	211	DQ52	212	DQ53
15	VSS	16	DQ6	81	VSS	82	VSS	147	VDD	148	VDD	213	VSS	214	VSS
17	DQ7	18	VSS	83	DQ26	84	DQ27	149	CS0_n	150	BA0	215	DQ49	216	DQ48
19	VSS	20	DQ2	85	VSS	86	VSS	151	WE_n/ A14	152	RAS_n/A16	217	VSS	218	VSS
21	DQ3	22	VSS	87	CB5/NC	88	CB4/NC	153	VDD	154	VDD	219	DQS6_c	220	DM6_n/ DBI6_n
23	VSS	24	DQ12	89	VSS	90	VSS	155	ODT0	156	CAS_n/A15	221	DQS6_t	222	VSS
25	DQ13	26	VSS	91	CB1/NC	92	CB0/NC	157	CS1_n	158	A13	223	VSS	224	DQ54
27	VSS	28	DQ8	93	VSS	94	VSS	159	VDD	160	VDD	225	DQ55	226	VSS
29	DQ9	30	VSS	95	DQS8_c	96	DM8_n/ DBI8_n/NC	161	ODT1	162	C0/ CS2_n/NC	227	VSS	228	DQ50
31	VSS	32	DQS1_c	97	DQS8_t	98	VSS	163	VDD	164	VREFCA	229	DQ51	230	VSS
33	DM1_n/DBI1_n	34	DQS1_t	99	VSS	100	CB6/NC	165	C1, CS3_n, NC	166	SA2	231	VSS	232	DQ60
35	VSS	36	VSS	101	CB2/NC	102	VSS	167	VSS	168	VSS	233	DQ61	234	VSS
37	DQ15	38	DQ14	103	VSS	104	CB7/NC	169	DQ37	170	DQ36	235	VSS	236	DQ57
39	VSS	40	VSS	105	CB3/NC	106	VSS	171	VSS	172	VSS	237	DQ56	238	VSS
41	DQ10	42	DQ11	107	VSS	108	RESET_n	173	DQ33	174	DQ32	239	VSS	240	DQS7_c
43	VSS	44	VSS	109	CKE0	110	CKE1	175	VSS	176	VSS	241	DM7_n/ DBI7_n	242	DQS7_t
45	DQ21	46	DQ20	111	VDD	112	VDD	177	DQS4_c	178	DM4_n/ DBI4_n	243	VSS	244	VSS
47	VSS	48	VSS	113	BG1	114	ACT_n	179	DQS4_t	180	VSS	245	DQ62	246	DQ63
49	DQ17	50	DQ16	115	BG0	116	ALERT_n	181	VSS	182	DQ39	247	VSS	248	VSS
51	VSS	52	VSS	117	VDD	118	VDD	183	DQ38	184	VSS	249	DQ58	250	DQ59
53	DQS2_c	54	DM2_n/ DBI2_n	119	A12	120	A11	185	VSS	186	DQ35	251	VSS	252	VSS
55	DQS2_t	56	VSS	121	A9	122	A7	187	DQ34	188	VSS	253	SCL	254	SDA
57	VSS	58	DQ22	123	VDD	124	VDD	189	VSS	190	DQ45	255	VDDSPD	256	SA0
59	DQ23	60	VSS	125	A8	126	A5	191	DQ44	192	VSS	257	VPP	258	VTT
61	VSS	62	DQ18	127	A6	128	A4	193	VSS	194	DQ41	259	VPP	260	SA1
63	DQ19	64	VSS	129	VDD	130	VDD	195	DQ40	196	VSS				
65	VSS	66	DQ28	131	A3	132	A2	197	VSS	198	DQS5_c				


Note:  
1. NC = No Connect, RFU = Reserved for Future Use  
2. Address A17 is only valid for 16 Gb x4 based SDRAMs.  
3. RAS\_n is a multiplexed function with A16.  
4. CAS\_n is a multiplexed function with A15.  
5. WE\_n is a multiplexed function with A14.

## 6. Architecture

### Pin Definition

Pin Name	Description	Pin Name	Description
Ax	SDRAM address bus	SCL	Serial Clock for temperature sensor/SPD EEPROM
A10/AP	Auto-Precharge	DQx, CBx	Data input/output and check bit input/output:
A12/BC <sub>n</sub>	Burst Chop	DM <sub>n</sub> / DBI <sub>n</sub> /TDQS <sub>t</sub> (DMU <sub>n</sub> , DBIU <sub>n</sub> ), (DML <sub>n</sub> /DBII <sub>n</sub> )	Input data mask and data bus inversion:
ACT <sub>n</sub>	Command Input	SDA	Serial Data
BAx	Bank Address Inputs	DQS <sub>t</sub> DQS <sub>c</sub> DQSU <sub>t</sub> DQSU <sub>c</sub> DQSL <sub>t</sub> DQSL <sub>c</sub>	Data strobe:
BGx	Bank Group Address Inputs	ALERT <sub>n</sub>	Alert output
C0, C1, C2 (RDIMM or LRDIMM only)	Chip ID	EVENT <sub>n</sub>	Temperature event
CK <sub>x_t</sub> CK <sub>x_c</sub>	Clock	TDQS <sub>t</sub> , TDQS <sub>c</sub> (x8 DRAM-based RDIMM only)	Termination data strobe:
CKEx	Clock enable	VDD	Module power supply: 1.20V (TYP)
CS <sub>x_n</sub>	Chip Select	VPP	DRAM activating power supply: 2.5V – 0.125V / +0.250V
ODTx	On-Die Termination	VREFCA	Reference voltage for control, command, and address pins
Parity	Parity of Command and Address	VSS	Ground
RAS <sub>n</sub> /A16 CAS <sub>n</sub> /A15 WE <sub>n</sub> /A14	Command Input	VTT	Power supply for termination of address, command, and control VDD/2.
RESET <sub>n</sub>	Active LOW asynchronous reset	VDDSPD	Power supply used to power the I2C bus for SPD.
SAx	Serial address Input	RFU	Reserved for future use.
NF	No function	NC	No Connect

7. Function Block Diagram:  
 - (8GB, 2 Rank 512Mx8 DDR4 SDRAMs)



Note: 1. The ZQ ball on each DDR4 component is connected to an external 240Ω ±1% resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.

## 8. SDRAM Absolute Maximum Ratings

Symbol	Parameter	Rating	Units	Note	
T <sub>OPER</sub>	Operation Temperature	Normal Operating Temp.	-40 to 85	°C	1,2
		Extended Temp.(optional)	85 to 95	°C	1,3
T <sub>STG</sub>	Storage Temperature	-55 to 100	°C	4,5	
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pins relative to V <sub>SS</sub>	-0.3 to +1.5	V	4	
V <sub>DD</sub>	Voltage on VDD supply relative to V <sub>SS</sub>	-0.3 to +1.5	V	4,6	
V <sub>DDQ</sub>	Voltage on VDDQ supply relative to V <sub>SS</sub>	-0.3 to +1.5	V	4,6	

**Note:**

1. Operating Temperature T<sub>OPER</sub> is the case surface temperature on the center / top side of the DRAM.

For measurement conditions, please refer to the JEDEC document JESD51-2.

2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 to 85 °C under all operating conditions.

3. Some applications require operation of the DRAM in the Extended Temperature Range between 85 °C and 95 °C case temperature. Full specifications are supported in this range, but the following additional conditions apply:

a) Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 μs. It is also possible to specify a component with 1X refresh (tREFI to 7.8μs) in the Extended Temperature Range. Please refer to supplier data sheet and/or the DIMM SPD for option availability.

b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 =0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 =0b). Please refer to the supplier data sheet and/or the DIMM SPD for Auto Self-Refresh option availability, Extended Temperature Range support and tREFI requirements in the Extended Temperature Range.

4. Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is stressing only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

5. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

6. VDD and VDDQ must be within 300 mV of each other at all times;and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREF may be equal to or less than 300 mV



## 9. Module Absolute Maximum Ratings

Symbol	Parameter	Rating	Units	Notes
$V_{IN}, V_{OUT}$	Voltage on I/O pins relative to Vss	-0.3 to +1.5	V	
$V_{DD}$	Voltage on VDD supply relative to Vss	-0.3 to +1.5	V	1
$V_{DDQ}$	Voltage on VDDQ supply relative to Vss	-0.3 to +1.5	V	1
$V_{PP}$	Voltage on VPP supply relative to Vss	-0.3 to +3.0	V	2

Note:

- VDDQ tracks with VDD; VDDQ and VDD are tied together.
- VPP must be greater than or equal to VDD at all times.

## 10. Operating Condition

Symbol	Parameter	Min	Nom	Max	Units	Notes
VDD	Supply Voltage	1.14	1.2	1.26	V	1
VPP	DRAM activating power supply	2.375	2.5	2.75	V	2
VREFCA(DC)	Input reference voltage command/ address bus	$0.49 \times VDD$	$0.5 \times VDD$	$0.51 \times VDD$	V	3
IVTT	Termination reference voltage (DC) – command/address bus	-750	-	750	mA	
VTT	Termination Voltage	$0.49 \times VDD - 20\text{mV}$	$0.5 \times VDD$	$0.51 \times VDD + 20\text{mV}$	V	4
II	Input leakage current; any input excluding ZQ; $0V < V_{IN} < 1.1V$	-2.0	-	2.0	$\mu\text{A}$	5
II/O	DQ leakage; $0V < V_{in} < VDD$	-4.0	-	4.0	$\mu\text{A}$	5
IOZpd	Output leakage current; $V_{OUT} = VDD$ ; DQ is disabled	-	-	5.0	$\mu\text{A}$	5,6
IOZpu	Output leakage current; $V_{OUT} = VSS$ ; DQ and ODT are disabled; ODT is disabled with ODT input HIGH	$VREF + 0.125$	-	$VDDQ + 0.3$	$\mu\text{A}$	1
IOZpd	VREFCA leakage; $VREFCA = VDD/2$ (after DRAM is initialized)	-2.0	-	2.0	$\mu\text{A}$	5

**Note:**

- VDDQ tracks with VDD; VDDQ and VDD are tied together.
- VPP must be greater than or equal to VDD at all times.
- VREFCA must not be greater than  $0.6 \times VDD$ . When VDD is less than 500mV, VREF may be less than or equal to 300mV.
- VTT termination voltages in excess of the specification limit adversely affect the voltage margins of command and address signals and reduce timing margins.
- Multiply by the number of DRAM die on the module.
- Tied to ground. Not connected to edge connector.

## 11. Operating, Standby, and Refresh Currents

- 8GB ECC SODIMM (2 Rank 512Mx8 DDR4 SDRAMs  $T_{CASE} = 0\text{ }^{\circ}\text{C} \sim 70\text{ }^{\circ}\text{C}$ )

Symbol	Proposed Conditions	Value		Units
		IDD Max.	IPP Max.	
IDD0	Operating One Bank Active-Precharge Current (AL=0)CKE: High; External clock: On; tCK, nRC, nRAS, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: Highbetween ACT and PRE; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2,... ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	540	72	mA
IDD0A	Operating One Bank Active-Precharge Current (AL=CL-1) AL = CL-1, Other conditions: see IDD0	578	72	mA
IDD1	Operating One Bank Active-Read-Precharge Current (AL=0)CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: Highbetween ACT, RD and PRE; Command, Address, Bank Group Address, Bank Address Inputs, Data IO: partially toggling; DM_n: stable at 1; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2,... ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	720	54	mA
IDD1A	Operating One Bank Active-Read-Precharge Current (AL=CL-1) AL = CL-1, Other conditions: see IDD1	774	54	mA
IDD2N	Precharge Standby Current (AL=0)CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	270	54	mA
IDD2NA	Precharge Standby Current (AL=CL-1) AL = CL-1, Other conditions: see IDD2N	324	54	mA

IDD2NT	Precharge Standby ODT Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: VSSQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: toggling according ; Pattern Details: Refer to Component Datasheet for detail pattern	288	54	mA
IDD2NL	Precharge Standby Current with CAL enabled Same definition like for IDD2N, CAL enabled3	198	54	mA
IDD2NG	Precharge Standby Current with Gear Down mode enabled Same definition like for IDD2N, Gear Down mode enabled3	270	54	mA
IDD2ND	Precharge Standby Current with DLL disabled Same definition like for IDD2N, DLL disabled3	216	54	mA
IDD2N_par	Precharge Standby Current with CA parity enabled Same definition like for IDD2N, CA parity enabled3	270	54	mA
IDD2P	Precharge Power-Down Current CKE: Low; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL:0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0	180	54	mA
IDD2Q	Precharge Quiet Standby Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0	234	54	mA
IDD3N	Active Standby Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	486	54	mA


IDD3NA	Active Standby Current (AL=CL-1) AL = CL-1, Other conditions: see IDD3N	504	54	mA
IDD3P	Active Power-Down Current CKE: Low; External clock: On; tCK, CL: sRefer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0	234	54	mA
IDD4R	Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: seamless read data burst with different data between one burst and the next one according ; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,... ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	1512	54	mA
IDD4RA	Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R	1566	54	mA
IDD4RB	Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R	1566	54	mA
IDD4W	Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: seamless write data burst with different data between one burst and the next one ; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,... ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern	1296	54	mA
IDD4WA	Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W	1368	54	mA
IDD4WB	Operating Burst Write Current with Write DBI Write DBI enabled3, Other conditions: see IDD4W	1296	54	mA

IDD4WC	Operating Burst Write Current with Write CRC Write CRC enabled <sup>3</sup> , Other conditions: see IDD4W	1188	54	mA
IDD4W_par	Operating Burst Write Current with CA Parity CA Parity enabled <sup>3</sup> , Other conditions: see IDD4W	1404	54	mA
IDD5B	Burst Refresh Current (1X REF) CKE: High; External clock: On; tCK, CL, nRFC: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between REF; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC ; Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	3420	270	mA
IDD5F2	Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B	2880	270	mA
IDD5F4	Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B	2160	198	mA
IDD6N	Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal <sup>4</sup> ; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; ODT Signal: MIDDLELEVEL	234	72	mA
IDD6E	Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended <sup>4</sup> ; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; ODT Signal: MID-LEVEL	360	72	mA

<p>IDD7</p>	<p>Operating Bank Interleave Read Current            CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL:            Refer to Component Datasheet for detail pattern; BL: 81; AL:            CL-1; CS_n: High between ACT and RDA; Command, Address, Bank Group            Address, Bank Address Inputs: partially toggling ; DataIO: read data bursts with            different data between one burst and the next one ; DM_n: stable at 1; Bank            Activity: two times interleaved cycling            through banks (0, 1, ...7) with different addressing; Output Buffer and RTT:            Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern            Details: Refer to Component Datasheet for detail pattern</p>	<p>2628</p>	<p>162</p>	<p>mA</p>
<p>IDD8</p>	<p>Maximum Power Down Current TBD</p>	<p>117</p>	<p>36</p>	<p>mA</p>

## 12. PACKAGE DIMENSION

- (8GB, 2 Rank 512x8 DDR4 base ECC SODIMM)



Note:

1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.
2. The dimensional diagram is for reference only.



## 13. RoHS Declaration

	<b>宜鼎國際股份有限公司</b> <b>Innodisk Corporation</b>
Tel: (02) 7703-3000 Fax: (02) 7703-3555 Internet: <a href="http://www.innodisk.com/">http://www.innodisk.com/</a>	
<b>RoHS 自我宣告書 (RoHS Declaration of Conformity)</b>	
<b>Manufacturer Product: All Innodisk EM Flash and Dram products</b>	
<p>一、宜鼎國際股份有限公司（以下稱本公司）特此保證售予貴公司之所有產品，皆符合歐盟 2011/65/EU 關於 RoHS 之規範要求。</p> <p>Innodisk Corporation declares that all products sold to the company, are complied with European Union RoHS Directive (2011/65/EU) requirement</p>	
<p>二、本公司同意因本保證書或與本保證書相關事宜有所爭議時，雙方宜友好協商，達成協議。</p> <p>Innodisk Corporation agrees that both parties shall settle any dispute arising from or in connection with this Declaration of Conformity by friendly negotiations.</p>	
<b>Name of hazardous substance</b>	<b>Limited of RoHS ppm (mg/kg)</b>
Cd	< 100 ppm
Pb	< 1000 ppm
Hg	< 1000 ppm
Chromium VI (Cr+6)	< 1000 ppm
Polybromodiphenyl ether (PBDE)	< 1000 ppm
Polybrominated Biphenyls (PBB)	< 1000 ppm
<b>立 保 證 書 人 (Guarantor)</b>	
Company name 公司名稱： <u>Innodisk Corporation 宜鼎國際股份有限公司</u>	
Company Representative 公司代表人： <u>Richard Lee 李鐘亮</u>	
Company Representative Title 公司代表人職稱： <u>CEO 執行長</u>	
Date 日期： <u>2014 / 07 / 29</u>	
 <p>(Company Stamp/公司大小章)</p>	

## Revision Log

Rev	Date	Modification
0.1	15 <sup>th</sup> January 2016	Preliminary Edition
1.0	15 <sup>th</sup> June 2016	Official Released