

# Approval Sheet

|                |                               |
|----------------|-------------------------------|
| Customer       |                               |
| Product Number | ACT4GHR72N8J1333S             |
| Module speed   | PC3-10600                     |
| Pin            | 240pin                        |
| Cl-tRCD-tRP    | 9-9-9                         |
| Date           | 17 <sup>th</sup> January 2018 |

The Total Solution For  
Industrial Flash Storage



## **ACT4GHR72N8J1333S**

# **4GB DDR3-1333 Registered ECC Module Specification**

### **Disclaimer:**

The style and text of “ACTICA” are registered trademarks of ACTICA Inc. ACTICA products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application for which the failure of the ACTICA product could create a situation in which personal injury or life threatening may occur. Information in this manual is the confidential property in relation to ACTICA’s product, and is subject to change without notice.

Produced by Innodisk Taiwan.

## **Description**

ACTICA ACT4GHR72N8J1333S is a high speed 4GB DDR3-1333 Registered ECC. It is designed for mission critical application memory solution. This DIMM includes Error Checking and Correcting (ECC) for maximum reliability. The modules is constructed using 512Mx8 SDRAMs, and is fully compliant with JEDEC specifications. Decoupling capacitors are mounted on the PCB board for better signal integrity. The DIMM feature serial presence detect (SPD) based on a serial EEPROM device using the 2-pin I2C protocol.

## **Features**

- 240-pin Registered Dual Inline Memory Module (RDIMM)
- Memory Module Organization 512Mx72
- Height: 30 mm
- CL-tRCD-tRP : 9-9-9
- JEDEC standard 1.5V ( $\pm 0.075V$ )
- VDDQ = 1.5V ( $\pm 0.075V$ )
- 8 independent internal bank
- Burst Length: 4, 8(Interleave/nibble sequential)
- Bi-directional Differential Data-Strobe
- On Die Termination (ODT)
- Eight-bit prefetch architecture
- Average Refresh Period 7.8us at lower than a  $T_{CASE}$  85°C, 3.9us at 85°C <  $T_{CASE}$  < 95 °C
- RoHS Compliant
- Gold plating 30um

## **Address Range**

| Module Organization | Row address | Column Address | Bank Address | Auto Precharge |
|---------------------|-------------|----------------|--------------|----------------|
| 512Mx72             | A0-A15      | A0-A9          | BA0-BA2      | A10/AP         |


## Pin Description

| Pin Name                | Description                                             | Number | Pin Name                            | Description                                                         | Number |
|-------------------------|---------------------------------------------------------|--------|-------------------------------------|---------------------------------------------------------------------|--------|
| CK0                     | Clock Inputs, positive line                             | 1      | ODT[1:0]                            | On-die termination control                                          | 2      |
| /CK0                    | Clock inputs, negative line                             | 1      | DQ[63:0]                            | Data Input/Output                                                   | 64     |
| CK1                     | Clock Inputs, positive line                             | 1      | CB[7:0]                             | Data check bits Input/Output                                        | 8      |
| /CK1                    | Clock inputs, negative line                             | 1      | DQS[8:0]                            | Data strobes                                                        | 9      |
| CKE[1:0]                | Clock Enables                                           | 2      | /DQS[8:0]                           | Data strobes, negative line                                         | 9      |
| /RAS                    | Row Address Strobe                                      | 1      | DM[8:0]<br>DQS[17:9],<br>TDQS[17:9] | Data Masks / Data strobes,<br>Termination data strobes              | 9      |
| /CAS                    | Column Address Strobe                                   | 1      | /DQS[17:9]<br>/TDQS[17:9]           | Data strobes, negative line,<br>Termination data strobes            | 9      |
| /WE                     | Write Enable                                            | 1      | /EVENT                              | Reserved for optional hardware<br>temperature sensing               | 1      |
| /S[3:0]                 | Chip Selects                                            | 4      | TEST                                | Memory bus test tool (Not Connected<br>and<br>Not Useable on DIMMs) | 1      |
| A[9:0],A11,<br>A[15:13] | Address Inputs                                          | 14     | /RESET                              | Register and SDRAM control pin                                      | 1      |
| A10,AP                  | Address Input/Autoprecharge                             | 1      | VDD                                 | Power Supply                                                        | 22     |
| A12,/BC                 | Address Input/Burst chop                                | 1      | VSS                                 | Ground                                                              | 59     |
| BA[2:0]                 | SDRAM Bank Address                                      | 3      | VREFDQ                              | Reference Voltage for DQ                                            | 1      |
| SCL                     | Serial Presence Detect (SPD)<br>Clock Input             | 1      | VREFCA                              | Reference Voltage for CA                                            | 1      |
| SDA                     | SPD Data Input/Output                                   | 1      | VTT                                 | Termination voltage                                                 | 4      |
| SA[2:0]                 | SPD Address Inputs                                      | 3      | VDDSPD                              | SPD Power                                                           | 1      |
| Par_In                  | Parity bit for the Address and<br>Control bus           | 1      |                                     |                                                                     |        |
| /Err_Out                | Parity error found on the<br>Address and<br>Control bus | 1      |                                     |                                                                     |        |

**Pin Configuration (Front side/Back side)**

| Front |        |     |          |     |         |     |        | Back |                |     |                |     |                |     |                |
|-------|--------|-----|----------|-----|---------|-----|--------|------|----------------|-----|----------------|-----|----------------|-----|----------------|
| Pin   | Symbol | Pin | Symbol   | Pin | Symbol  | Pin | Symbol | Pin  | Symbol         | Pin | Symbol         | Pin | Symbol         | Pin | Symbol         |
| 1     | VREFDQ | 31  | DQ25     | 61  | A2      | 91  | DQ41   | 121  | VSS            | 151 | VSS            | 181 | A1             | 211 | VSS            |
| 2     | VSS    | 32  | VSS      | 62  | VDD     | 92  | VSS    | 122  | DQ4            | 152 | DM3/<br>TDQS12 | 182 | VDD            | 212 | DM5/<br>TDQS14 |
| 3     | DQ0    | 33  | /DQS3    | 63  | NC,CK1  | 93  | /DQS5  | 123  | DQ5            | 153 | NC,<br>/TDQS12 | 183 | VDD            | 213 | NC,<br>/TDQS14 |
| 4     | DQ1    | 34  | DQS3     | 64  | NC,/CK1 | 94  | DQS5   | 124  | VSS            | 154 | VSS            | 184 | CK0            | 214 | VSS            |
| 5     | VSS    | 35  | VSS      | 65  | VDD     | 95  | VSS    | 125  | DM0/<br>TDQS9  | 155 | DQ30           | 185 | /CK0           | 215 | DQ46           |
| 6     | /DQS0  | 36  | DQ26     | 66  | VDD     | 96  | DQ42   | 126  | NC,<br>/TDQS9  | 156 | DQ31           | 186 | VDD            | 216 | DQ47           |
| 7     | DQS0   | 37  | DQ27     | 67  | VREFCA  | 97  | DQ43   | 127  | VSS            | 157 | VSS            | 187 | /EVENT         | 217 | VSS            |
| 8     | VSS    | 38  | VSS      | 68  | Par_In  | 98  | VSS    | 128  | DQ6            | 158 | CB4            | 188 | A0             | 218 | DQ52           |
| 9     | DQ2    | 39  | CB0      | 69  | VDD     | 99  | DQ48   | 129  | DQ7            | 159 | CB5            | 189 | VDD            | 219 | DQ53           |
| 10    | DQ3    | 40  | CB1      | 70  | A10     | 100 | DQ49   | 130  | VSS            | 160 | VSS            | 190 | BA1            | 220 | VSS            |
| 11    | VSS    | 41  | VSS      | 71  | BA0     | 101 | VSS    | 131  | DQ12           | 161 | DM8/<br>TDQS17 | 191 | VDD            | 221 | DM6/<br>TDQS15 |
| 12    | DQ8    | 42  | /DQS8    | 72  | VDD     | 102 | /DQS6  | 132  | DQ13           | 162 | NC,<br>/TDQS17 | 192 | /RAS           | 222 | NC,<br>/TDQS15 |
| 13    | DQ9    | 43  | DQS8     | 73  | /WE     | 103 | DQS6   | 133  | VSS            | 163 | VSS            | 193 | /S0            | 223 | VSS            |
| 14    | VSS    | 44  | VSS      | 74  | /CAS    | 104 | VSS    | 134  | DM1/<br>TDQS10 | 164 | CB6            | 194 | VDD            | 224 | DQ54           |
| 15    | /DQS1  | 45  | CB2      | 75  | VDD     | 105 | DQ50   | 135  | NC,<br>/TDQS10 | 165 | CB7            | 195 | ODT0           | 225 | DQ55           |
| 16    | DQS1   | 46  | CB3      | 76  | /S1     | 106 | DQ51   | 136  | VSS            | 166 | VSS            | 196 | A13            | 226 | VSS            |
| 17    | VSS    | 47  | VSS      | 77  | ODT1    | 107 | VSS    | 137  | DQ14           | 167 | NC             | 197 | VDD            | 227 | DQ60           |
| 18    | DQ10   | 48  | VTT      | 78  | VDD     | 108 | DQ56   | 138  | DQ15           | 168 | /RESET         | 198 | /S3            | 228 | DQ61           |
| 19    | DQ11   | 49  | VTT      | 79  | /S2     | 109 | DQ57   | 139  | VSS            | 169 | CKE1           | 199 | VSS            | 229 | VSS            |
| 20    | VSS    | 50  | CKE0     | 80  | VSS     | 110 | VSS    | 140  | DQ20           | 170 | VDD            | 200 | DQ36           | 230 | DM7/<br>TDQS16 |
| 21    | DQ16   | 51  | VDD      | 81  | DQ32    | 111 | /DQS7  | 141  | DQ21           | 171 | A15            | 201 | DQ37           | 231 | NC,<br>/TDQS16 |
| 22    | DQ17   | 52  | BA2      | 82  | DQ33    | 112 | DQS7   | 142  | VSS            | 172 | A14            | 202 | VSS            | 232 | VSS            |
| 23    | VSS    | 53  | /Err_Out | 83  | VSS     | 113 | VSS    | 143  | DM2/<br>TDQS11 | 173 | VDD            | 203 | DM4/<br>TDQS13 | 233 | DQ62           |
| 24    | /DQS2  | 54  | VDD      | 84  | /DQS4   | 114 | DQ58   | 144  | NC,<br>/TDQS11 | 174 | A12            | 204 | NC,<br>/TDQS13 | 234 | DQ63           |
| 25    | DQS2   | 55  | A11      | 85  | DQS4    | 115 | DQ59   | 145  | VSS            | 175 | A9             | 205 | VSS            | 235 | VSS            |
| 26    | VSS    | 56  | A7       | 86  | VSS     | 116 | VSS    | 146  | DQ22           | 176 | VDD            | 206 | DQ38           | 236 | VDDSPD         |
| 27    | DQ18   | 57  | VDD      | 87  | DQ34    | 117 | SA0    | 147  | DQ23           | 177 | A8             | 207 | DQ39           | 237 | SA1            |
| 28    | DQ19   | 58  | A5       | 88  | DQ35    | 118 | SCL    | 148  | VSS            | 178 | A6             | 208 | VSS            | 238 | SDA            |
| 29    | VSS    | 59  | A4       | 89  | VSS     | 119 | SA2    | 149  | DQ28           | 179 | VDD            | 209 | DQ44           | 239 | VSS            |
| 30    | DQ24   | 60  | VDD      | 90  | DQ40    | 120 | VTT    | 150  | DQ29           | 180 | A3             | 210 | DQ45           | 240 | VTT            |

## Block Diagram



## IDD Specification Parameter

(IDD values are for full operating range of Voltage and Temperature)

| Symbol | Proposed Conditions                                                                                                                                                                                                                                                                                                                                                                                                                                                 | Value | Units |
|--------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|-------|
| IDD0   | <b>Operating one bank active-precharge current;</b><br>CKE: High; External clock: On; tCK, nRC, nRAS, CL; BL: 8a; AL: 0; CS: High between ACT and PRE; Command, Address, Bank Address Inputs: partially toggling ; Data IO: MID-LEVEL; DM:stable at 0; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2,...; Output Buffer and RTT: Enabled in Mode Registersb; ODT Signal: stable at 0; Pattern Details                                          | 261   | mA    |
| IDD1   | <b>Operating one bank active-read-precharge current;</b><br>CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL; BL: 8a; AL: 0; CS: High between ACT, RD and PRE; Command, Address, Bank Address Inputs, Data IO: partially toggling ; DM:stable at 0; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2,...; Output Buffer and RTT: Enabled in Mode Registersb; ODT Signal: stable at 0;                                                      | 360   | mA    |
| IDD2P0 | <b>Precharge power-down current;</b><br>CKE: Low; External clock: On; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO:MID-LEVEL; DM:stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registersb; ODT Signal: stable at 0; Precharge Power Down Mode: Slow Exit                                                                                                                              | 99    | mA    |
| IDD2P1 | <b>Precharge power-down current;</b><br>CKE: Low; External clock: On; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO:MID-LEVEL; DM:stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registersb; ODT Signal: stable at 0; Precharge Power Down Mode: Fast Exit                                                                                                                              | 99    | mA    |
| IDD2Q  | <b>Precharge quiet standby current;</b><br>CKE: High; External clock: On; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID-LEVEL; DM:stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registersb; ODT Signal: stable at 0                                                                                                                                                               | 108   | mA    |
| IDD2N  | <b>Precharge standby current;</b><br>CKE: High; External clock: On; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: partially toggling; Data IO: MID-LEVEL; DM:stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registersb; ODT Signal: stable at 0                                                                                                                                                              | 117   | mA    |
| IDD3P  | <b>Active power-down current;</b><br>CKE: Low; External clock: On; tCK, CL: AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO:MID-LEVEL;DM:stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registersb; ODT Signal: stable at 0                                                                                                                                                                 | 99    | mA    |
| IDD3N  | <b>Active standby current;</b><br>CKE: High; External clock: On; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: partially toggling; Data IO: MID-LEVEL; DM:stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registersb; ODT Signal: stable at 0                                                                                                                                                                   | 189   | mA    |
| IDD4W  | <b>Operating burst write current;</b><br>CKE: High; External clock: On; AL: 0; CS: High between WR; Command, Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM: stable at 0; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,... ; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at HIGH                         | 585   | mA    |
| IDD4R  | <b>Operating burst read current;</b><br>CKE: High; External clock: On; AL: 0; CS: High between RD; Command, Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one; DM:stable at 0; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,...; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0                                | 585   | mA    |
| IDD5B  | <b>Burst refresh current;</b><br>CKE: High; External clock: On; AL: 0; CS: High between REF; Command, Address, Bank Address Inputs: partially toggling ; Data IO: MID-LEVEL;DM:stable at 0; Bank Activity: REF command every nRFC ; Output Buffer and RTT: Enabled in Mode Registersb; ODT Signal: stable at 0                                                                                                                                                      | 1800  | mA    |
| IDD6   | <b>Self refresh current;</b><br>TCASE: 0 - 85°C; Auto Self-Refresh (ASR): Disabledd; Self-Refresh Temperature Range (SRT): Normale; CKE: Low; External clock: Off; CK and CK: LOW; AL: 0; CS, Command, Address, Bank Address, Data IO: MID-LEVEL;DM:stable at 0; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registersb; ODT Signal: MID-LEVEL                                                                                    | 135   | mA    |
| IDD7   | <b>Operating bank interleave read current;</b><br>CKE: High; External clock: On; AL: CL-1; CS: High between ACT and RDA; Command, Address, Bank Address Inputs: partially toggling; Data IO: read data bursts with different data between one burst and the next one; DM:stable at 0; Bank Activity: two times interleaved cycling through banks (0, 1, ...7) with different addressing; Output Buffer and RTT: Enabled in Mode Registersb; ODT Signal: stable at 0 | 1179  | mA    |
| IDD8   | <b>RESET Low Current</b><br>RESET : Low; External clock : off; CK and CK : LOW; CKE : FLOATING ; CS, Command, Address, Bank Address, Data IO : FLOATING ; ODT Signal :FLOATING                                                                                                                                                                                                                                                                                      | 135   | mA    |

## Absolute Maximum DC ratings

| Symbol                             | Parameter                                                   | Rating        | Units | Notes |
|------------------------------------|-------------------------------------------------------------|---------------|-------|-------|
| V <sub>DD</sub>                    | Voltage on V <sub>DD</sub> pin relative to V <sub>SS</sub>  | -0.4V ~ 1.80V | V     | 1,3   |
| V <sub>DDQ</sub>                   | Voltage on V <sub>DDQ</sub> pin relative to V <sub>SS</sub> | -0.4V ~ 1.80V | V     | 1,3   |
| V <sub>IN</sub> , V <sub>OUT</sub> | Voltage on any pin relative to V <sub>SS</sub>              | -0.4V ~ 1.80V | V     | 1     |
| T <sub>STG</sub>                   | Storage Temperature                                         | -55 ~ +100    | °C    | 1, 2  |

Note:

1) Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2) Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

3) 3. V<sub>DD</sub> and V<sub>DDQ</sub> must be within 300mV of each other at all times; and V<sub>REF</sub> must be not greater than 0.6 x V<sub>DDQ</sub>, When V<sub>DD</sub> and V<sub>DDQ</sub> are less than 500mV; V<sub>REF</sub> may be equal to or less than 300mV.

## AC and DC Operating Conditions

Recommended DC Operating Conditions

| Symbol           | Parameter                 | Rating |      |       | Units | Notes |
|------------------|---------------------------|--------|------|-------|-------|-------|
|                  |                           | Min.   | Typ. | Max.  |       |       |
| V <sub>DD</sub>  | Supply Voltage            | 1.425  | 1.5  | 1.575 | V     | 1,2   |
| V <sub>DDQ</sub> | Supply Voltage for Output | 1.425  | 1.5  | 1.575 | V     | 1,2   |

Note :

1) Under all conditions V<sub>DDQ</sub> must be less than or equal to V<sub>DD</sub>.


2) V<sub>DDQ</sub> tracks with V<sub>DD</sub>. AC parameters are measured with V<sub>DD</sub> and V<sub>DDQ</sub> tied together.

## Input/Output Capacitance

| Symbol          | Parameter                                                 | Max. | Units |
|-----------------|-----------------------------------------------------------|------|-------|
| C <sub>CK</sub> | Input capacitance, CK and /CK                             | 1.4  | pF    |
| C <sub>I</sub>  | Input capacitance (All other input only pins)             | 1.2  |       |
| C <sub>ZQ</sub> | Input/output capacitance of ZQ pin                        | 3    |       |
| C <sub>IO</sub> | Input/output capacitance (DQ, DM, DQS, /DQS, TDQS, /TDQS) | 2.2  |       |



### Physical Dimension



Note: All dimensions are in millimeters (mils) and should be kept within a tolerance of  $\pm 0.15$  (6), unless otherwise specified.

## RoHS Declaration

innodisk

宜鼎國際股份有限公司  
Innodisk Corporation

Page 1/1

Tel: (02) 7703-3000 Fax: (02) 7703-3555 Internet: <http://www.innodisk.com/>

## RoHS 自我宣告書 (RoHS Declaration of Conformity)

## Manufacturer Product: All Innodisk EM Flash and Dram products

- 一、 宜鼎國際股份有限公司 (以下稱本公司) 特此保證售予貴公司之所有產品, 皆符合歐盟 2011/65/EU 及 (EU) 2015/863 關於 RoHS 之規範要求。

Innodisk Corporation declares that all products sold to the company, are complied with European Union RoHS Directive (2011/65/EU) and (EU) 2015/863 requirement.

- 二、 本公司同意因本保證書或與本保證書相關事宜有所爭議時, 雙方宜友好協商, 達成協議。

Innodisk Corporation agrees that both parties shall settle any dispute arising from or in connection with this Declaration of Conformity by friendly negotiations.

| Name of hazardous substance | Limited of RoHS ppm (mg/kg) |
|-----------------------------|-----------------------------|
| 鉛 (Pb)                      | < 1000 ppm                  |
| 汞 (Hg)                      | < 1000 ppm                  |
| 鎘 (Cd)                      | < 100 ppm                   |
| 六價鉻 (Cr 6+)                 | < 1000 ppm                  |
| 多溴聯苯 (PBBs)                 | < 1000 ppm                  |
| 多溴二苯醚 (PBDEs)               | < 1000 ppm                  |
| 鄰苯二甲酸二(2-乙基己基)酯 (DEHP)      | < 1000 ppm                  |
| 鄰苯二甲酸丁酯苯甲酯 (BBP)            | < 1000 ppm                  |
| 鄰苯二甲酸二丁酯 (DBP)              | < 1000 ppm                  |
| 鄰苯二甲酸二異丁酯 (DIBP)            | < 1000 ppm                  |

## 立保證書人 (Guarantor)

Company name 公司名稱: Innodisk Corporation 宜鼎國際股份有限公司

Company Representative 公司代表人: Randy Chien 簡川勝

Company Representative Title 公司代表人職稱: Chairman 董事長

Date 日期: 2017 / 01 / 18



## Revision Log

| Rev | Date                          | Modification        |
|-----|-------------------------------|---------------------|
| 0.1 | 17 <sup>th</sup> January 2018 | Preliminary Edition |
| 1.0 | 17 <sup>th</sup> January 2018 | Official released.  |