

# Approval Sheet

<b>Customer</b>	
<b>Product Number</b>	<b>M3UW-8GSSAL0C-D</b>
<b>Module speed</b>	<b>PC3-12800</b>
<b>Pin</b>	<b>240pin</b>
<b>CI-tRCD-tRP</b>	<b>11-11-11</b>
<b>SDRAM Operating Temp</b>	<b>0°C~85°C</b>
<b>Date</b>	<b>17<sup>th</sup> June 2014</b>

**Approval by Customer**

**P/N:**

**Signature:**

**Date:**

**Sales:** \_\_\_\_\_

**Sr. Technical Manager: John Hsieh**

Rev 1.0

## 1. Features

### Key Parameter

Industry Nomenclature	Speed Grade	Data Rate MT/s			tAA (ns)	tRCD (ns)	tRP (ns)
		CL=7	CL=9	CL=11			
PC3-12800	P	1066	1333	1600	13.125	13.125	13.125

- JEDEC Standard 240-pin Dual In-Line Memory Module
- Intend for PC3-12800 applications
- Inputs and Outputs are SSTL-15 compatible
- VDD=VDDQ= 1.35 Volt (1.28V~1.45V) & 1.5V (1.425V~1.575V)
- Bi-directional Differential Data Strobe
- DLL aligns DQ and DQS transition with CK transition
- SDRAMs have 8 internal banks for concurrent operation
- Normal and Dynamic On-Die Termination support.
- SDRAMs are 78-ball BGA Package
- 8 bit pre-fetch
- Two different termination values (Rtt\_Nom & Rtt\_WR)
- Auto & self refresh 7.8 $\mu$ s ( $T_A \leq +85^{\circ}\text{C}$ )
- 16/10/2 Addressing (row/column/rank)-8GB
- SDRAM operating temperature range  $0^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$
- Programmable Device Operation:
  - Burst Type: Sequential or Interleave
  - Device CAS# Latency: 5 ~11
  - Burst Length: switch on-the-fly: BL=8 or BC 4
- RoHS Compliant (*Section 13*)

## 2. Environmental Requirements

iDIMM's SDRAMs are intended for use in standard office environments that have limited capacity for heating and air conditioning.

Symbol	Parameter	Rating	Units	Notes
TOPR	Operating Temperature (ambient)	0 to +65	°C	1
TSTG	Storage Temperature	-50 to +100	°C	
HOPR	Operating Humidity (relative)	10 to 90	%	
HSTG	Storage Humidity (without condensation)	5 to 95	%	
PBAR	Barometric Pressure (operating & storage)	105 to 69	K Pascal	1,2

1. The component maximum case temperature (Tcase) shall not exceed the value specified in the DDR DRAM component specification.  
 2. Up to 9850 ft.

## 3. SDRAM Parameters by device density

RTT_Nom Setting	Parameter	4Gb	Units
tRFC	REF command ACT or REF command time	260	ns
tREFI	Average periodic refresh interval	$0^{\circ}\text{C} \leq \text{T}_{\text{CASE}} \leq 85^{\circ}\text{C}$	7.8 $\mu\text{s}$
		$85^{\circ}\text{C} \leq \text{T}_{\text{CASE}} \leq 95^{\circ}\text{C}$	3.9 $\mu\text{s}$

#### 4. Ordering Information

DDR3L UDIMM						
Part Number	Density	Speed	DIMM Organization	Number of DRAM	Number of rank	ECC
<b>M3UW-8GSSAL0C-D</b>	8GB	PC3-12800	1Gx64	16	2	N

## 5. Pin Configurations (Front side/Back side)

### X64 UDIMM


DDRIII-240pins DIMM Front								DDRIII-240pins DIMM Back							
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VREFDQ	31	DQ26	81	A2	91	DQ41	121	V33	161	V33	181	A1	211	V33
2	V33	32	V33	82	VDD	92	V33	122	DQ4	162	DM3	182	VDD	212	DM6
3	DQ0	33	/DQ33	83	CK1/NC	93	/DQ36	123	DQ6	163	NC	183	VDD	213	NC
4	DQ1	34	DQ33	84	/CK1/NC	94	DQ36	124	V33	164	V33	184	CK0	214	V33
5	V33	36	V33	86	VDD	96	V33	126	DM0	166	DQ30	186	/CK0	216	DQ48
6	/DQ30	38	DQ28	88	VDD	98	DQ42	128	NC	168	DQ31	188	VDD	218	DQ47
7	DQ30	37	DQ27	87	VREFCA	97	DQ43	127	V33	167	V33	187	NC	217	V33
8	V33	38	V33	88	NC	98	V33	128	DQ8	168	CB4	188	A0	218	DQ62
9	DQ2	39	CB0	89	VDD	99	DQ43	129	DQ7	169	CB5	189	VDD	219	DQ63
10	DQ3	40	CB1	70	A10	100	DQ49	130	V33	180	V33	190	BA1	220	V33
11	V33	41	V33	71	BA0/BA1	101	V33	131	DQ12	181	DM8	191	VDD	221	DM8
12	DQ8	42	NC, /DQ38	72	VDD	102	/DQ38	132	DQ13	182	NC	192	RA3	222	NC
13	DQ9	43	NC DQ38	73	WE	103	DQ38	133	V33	183	V33	193	CB0	223	V33
14	V33	44	V33	74	CA3	104	V33	134	DM1	184	CB8	194	VDD	224	DQ64
15	/DQ31	46	CB2	76	VDD	106	DQ60	136	NC	186	CB7	196	ODT0	226	DQ66
16	DQ31	48	CB3	78	CS1	108	DQ61	138	V33	188	V33	198	A13	228	V33
17	V33	47	V33	77	ODT1	107	V33	137	DQ14	187	NC,TEST	197	VDD	227	DQ60
18	DQ10	48	NC	78	VDD	108	DQ68	138	DQ16	188	RESET	198	NC	228	DQ61
19	DQ11	49	NC	79	NC/SA2	109	DQ67	139	V33	189	NC CKE1	199	V33	229	V33
20	V33	60	CKE0	80	V33	110	V33	140	DQ20	170	VDD	200	DQ38	230	DM7
21	DQ16	61	VDD	81	DQ32	111	/DQ37	141	DQ21	171	A16/BA3	201	DQ37	231	NC
22	DQ17	62	BA2	82	DQ33	112	DQ37	142	V33	172	A14	202	V33	232	V33
23	V33	63	NC	83	V33	113	V33	143	DM2	173	VDD	203	DM4	233	DQ62
24	/DQ32	64	VDD	84	/DQ34	114	DQ68	144	NC	174	A12/NC	204	NC	234	DQ63
25	DQ32	66	A11	86	DQ34	116	DQ69	146	V33	176	A9	206	V33	236	V33
26	V33	68	A7	88	V33	118	V33	148	DQ22	178	VDD	208	DQ38	238	VDD8PD
27	DQ18	67	VDD	87	DQ34	117	SA0	147	DQ23	177	A8	207	DQ39	237	SA1
28	DQ19	68	A6	88	DQ36	118	SCL	148	V33	178	A8	208	V33	238	SDA
29	V33	69	A4	89	V33	119	V33	149	DQ28	179	VDD	209	DQ44	239	V33
30	DQ24	80	VDD	90	DQ40	120	VTT	160	DQ29	180	A3	210	DQ45	240	VTT

## 6. Architecture

### Pin Definition

Pin Name	Description	Pin Name	Description
A0 - A13 (A14 or A15)	SDRAM address bus	SCL	Serial Presence Detect Clock Input
BA0 - BA1 (or BA2)	SDRAM Bank Address Inputs	SDA	Serial Presence Detect Data input/output
/RAS	SDRAM row address strobe	SA0 – SA2	Serial Presence Detect Address Inputs
/CAS	SDRAM column address strobe	VDD	Power Supply
/WE	SDRAM write enable	VDDID	VDD Identification Flag
/S0 - /S1	DIMM Rank Select Lines	VDDQ	SDRAM I/O Driver power supply
CK0 – CKE1	SDRAM clock enable lines	VREFDQ	SDRAM I/O Reference supply
DQ0 – DQ63	DIMM memory data bus	VREFCA	SDRAM Command/address reference supply.
CB0 – CB7	DIMM ECC check bit (not for UDIMM)	VSS	Ground
DQS0 – DQS8 /DQS0-/DQS8	SDRAM data strobes	VDDSPD	Serial EEPROM positive power supply
DM0 – DM8	SDRAM data masks	NC	Spare Pin
ODT0-ODT1	Spare Pin	/Reset	Reset enable
CK0 – CK1 /CK0 - /CK1	Differential SDRAM Clocks	Event#	Reserved for optional temperature-sensing hardware
RSVD	Reserved for future use.	VTT	SDRAM I/O termination supply.

## 7. Function Block Diagram: - (8GB, 2 Ranks 512Mx8 DDR3 SDRAMs)



## 8. SDRAM Absolute Maximum Ratings

Symbol	Parameter	Rating	Units	Note	
T <sub>OPER</sub>	Operation Temperature	Normal Operating Temp.	0 to 85	°C	1,2
		Extended Temp.(optional)	85 to 95	°C	1,3
T <sub>STG</sub>	Storage Temperature	-55 to 100	°C	4,5	
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pins relative to V <sub>ss</sub>	-0.4 to +1.975	V	4	
V <sub>DD</sub>	Voltage on VDD supply relative to V <sub>ss</sub>	-0.4 to +1.975	V	4,6	
V <sub>DDQ</sub>	Voltage on VDDQ supply relative to V <sub>ss</sub>	-0.4 to +1.975	V	4,6	

**Note:**

1. Operating Temperature T<sub>OPER</sub> is the case surface temperature on the center / top side of the DRAM.

For measurement conditions, please refer to the JEDEC document JESD51-2.

2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 to 85 °C under all operating conditions.

3. Some applications require operation of the DRAM in the Extended Temperature Range between 85 °C and 95 °C case temperature. Full specifications are supported in this range, but the following additional conditions apply:

- a) Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 μs. It is also possible to specify a component with 1X refresh (tREFI to 7.8μs) in the Extended Temperature Range. Please refer to supplier data sheet and/or the DIMM SPD for option availability.
- b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 =0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 =0b). Please refer to the supplier data sheet and/or the DIMM SPD for Auto Self-Refresh option availability, Extended Temperature Range support and tREFI requirements in the Extended Temperature Range.

4. Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

5. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

6. V<sub>DD</sub> and V<sub>DDQ</sub> must be within 300 mV of each other at all times;and V<sub>REF</sub> must be not greater than 0.6 x V<sub>DDQ</sub>, When V<sub>DD</sub> and V<sub>DDQ</sub> are less than 500 mV; V<sub>REF</sub> may be equal to or less than 300 mV



## 9. DRAM AC & DC Operating

Symbol	Parameter	Min	Typ.	Max	Units	Notes
<b>Recommended DC Operating Conditions</b>						
<b>V<sub>DD</sub></b>	Supply Voltage	1.283	1.35	1.45	V	1,2
<b>V<sub>DDQ</sub></b>	Supply Voltage	1.283	1.35	1.45	V	1,2
<b>Single Ended AC/DC Input Levels</b>						
<b>V<sub>IH</sub> (DC)</b>	DC Input High (Logic1) Voltage	$V_{REF} + 0.1$	-	V <sub>DD</sub>	V	3
<b>V<sub>IL</sub> (DC)</b>	DC Input Low (Logic 0) Voltage	V <sub>SS</sub>	-	$V_{REF} - 0.1$	V	3
<b>V<sub>IH</sub> (AC)</b>	AC Input High (Logic1) Voltage	$V_{REF} + 0.175$	-	-	V	3
<b>V<sub>IL</sub> (AC)</b>	AC Input Low (Logic 0) Voltage	-	-	$V_{REF} - 0.175$	V	3
<b>V<sub>REFDQ</sub> (DC)</b>	Reference Voltage for DQ, DM inputs	$0.49V_{DDQ}$	$0.5V_{DDQ}$	$0.51V_{DDQ}$	V	4,5
<b>V<sub>REFCA</sub> (DC)</b>	Reference Voltage for ADD,CMD inputs	$0.49V_{DDQ}$	$0.5V_{DDQ}$	$0.51V_{DDQ}$	V	4,5
<b>Single Ended AC/DC output Levels</b>						
<b>V<sub>OH</sub> (DC)</b>	DC output high measurement level (for IV curve linearity)	-	$0.8 \times V_{DDQ}$	-	V	
<b>V<sub>OM</sub> (DC)</b>	DC output mid measurement level (for IV curve linearity)	-	$0.5 \times V_{DDQ}$	-	V	
<b>V<sub>OL</sub> (DC)</b>	DC output low measurement level (for IV curve linearity)	-	$0.2 \times V_{DDQ}$	-	V	
<b>V<sub>OH</sub> (AC)</b>	AC output high measurement level (for output SR)	-	$V_{TT} + 0.1 \times V_{DDQ}$	-	V	6
<b>V<sub>OL</sub> (AC)</b>	AC output low measurement level (for output SR)	-	$V_{TT} - 0.1 \times V_{DDQ}$	-	V	6

Symbol	Parameter	Min	Typ.	Max	Units	Notes
<b>Differential AC/DC Input Levels</b>						
<b>VIHdiff</b>	Differential Input high	+0.2	-	Note 9	V	7
<b>VILdiff</b>	Differential Input logic Low	Note 9	-	-0.2	V	7
<b>VIHdiff(ac)</b>	Differential Input high ac	2* (VIH (AC)- VREF)	-	Note 9	V	8
<b>VILdiff(ac)</b>	Differential Input logic Low ac	Note 9	-	2* (VREF- VIL (AC) )	V	8
<b>Differential AC and DC Output Levels</b>						
<b>VOHdiff(AC)</b>	AC differential output high measurement level (for output SR)	-	+ 0.2 x VDDQ	-	V	10
<b>VOLdiff(AC)</b>	AC differential output low measurement level (for output SR)	-	- 0.2 x VDDQ	-	V	10
<b>Note:</b>						
<ol style="list-style-type: none"> <li>Under all conditions VDDQ must be less than or equal to VDD.</li> <li>VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.</li> <li>For DQ and DM, Vref = VrefDQ. For input only pins except RESET#, Vref = VrefCA.</li> <li>The ac peak noise on VRef may not allow VRef to deviate from VRef(DC) by more than +/-1% VDD (for reference: approx. +/- 15 mV).</li> <li>For reference: approx. VDD/2 +/- 15 mV.</li> <li>The swing of <math>\pm 0.1 \times VDDQ</math> is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40 <math>\Omega</math> and an effective test load of 25 <math>\Omega</math> to <math>V_{TT} = VDDQ/2</math></li> <li>Used to define a differential signal slew-rate.</li> <li>For CK - CK# use VIH/VIL(ac) of ADD/CMD and VREFCA; for DQS - DQS#, DQSL, DQSL#, DQSU, DQSU# use VIH/VIL(ac) of DQs and VREFDQ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.</li> <li>These values are not defined, however the single-ended signals CK, CK#, DQS, DQS#, DQSL, DQSL#, DQSU, DQSU# need to be within the respective limits (VIH(dc) max, VIL(dc)min) for single- ended signals as well as the limitations for overshoot and undershoot.</li> <li>The swing of <math>\pm 0.2 \times VDDQ</math> is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40 <math>\Omega</math> and an effective test load of 25 <math>\Omega</math> to <math>V_{TT} = VDDQ/2</math> at each of the differential outputs.</li> </ol>						

## 10. Operating, Standby, and Refresh Currents

- 8GB UDIMM (2 Rank, 512Mx8 DDR3L SDRAMs  $T_{CASE} = 0\text{ }^{\circ}\text{C} \sim 70\text{ }^{\circ}\text{C}$ )

Symbol	Parameter/Condition		PC3-12800	Unit
I DD0	One bank; Active - Precharge		448	mA
I DD1	One bank; Active - Read - Precharge		608	mA
I DD2N	Precharge Standby Current		176	mA
I DD2P	Precharge Power Down Current	Fast Mode	128	mA
	Precharge Power Down Current	Slow Mode	128	mA
I DD2Q	Precharge Quiet Standby Current		160	mA
I DD3N	Active Standby Current		336	mA
I DD3P	Active Power-Down Current		160	mA
I DD4R	Operating Current Burst Read		1088	mA
I DD4W	Operating Current Burst Write		1072	mA
I DD5B	Burst Refresh Current		3040	mA
I DD6	Self-Refresh Current: Normal Temperature Range		192	mA
I DD7	Operating Bank Interleave Read Current		2016	mA
I DD8	Reset Low Current		240	mA

## 11. Timing Parameters

(T<sub>CASE</sub> = 0 °C ~ 70 °C; V<sub>DDQ</sub> = V<sub>DD</sub>, See AC Characteristics)

Symbol	Parameter	PC3-12800		Unit
		Min.	Max.	
<b>Clock Timing</b>				
tCK (DLL-Off)	Minimum Clock Cycle Time	8	-	ns
tCK (avg)	Average Clock Period	1.5	3.3	ns
tCH (avg)	Average high pulse width	0.47	0.53	tCK (avg)
tCL (avg)	Average low pulse width	0.47	0.53	tCK (avg)
tCK (abs)	Absolute Clock Period	tCK(avg) min + tJIT(per) min	tCK(avg) max + tJIT(per) max -	Ps
tCH (abs)	Absolute high pulse width	0.43	-	tCK (avg)
tCL (abs)	Absolute low pulse width	0.43	-	tCK (avg)
JIT (per)	Clock Period Jitter	-70	70	Ps
TJIT (per, lck)	Clock Period Jitter during DLL locking period.	-60	60	Ps
JIT (CC)	Cycle to Cycle Period Jitter	140		Ps
TJIT (CC, lck)	Cycle to Cycle Period Jitter during DLL locking period.	120		Ps
TJIT (duty)		-	-	Ps
TERR (2per)	Cumulative error across 2 cycle	-103	103	Ps
TERR (3per)	Cumulative error across 3 cycle	-122	122	Ps
TERR (4per)	Cumulative error across 4 cycle	-136	136	Ps
TERR (5per)	Cumulative error across 5 cycle	-147	147	Ps
TERR (6per)	Cumulative error across 6 cycle	-155	155	Ps
TERR (7per)	Cumulative error across 7 cycle	-163	163	Ps
TERR (8per)	Cumulative error across 3 cycle	-169	169	Ps
TERR (9per)	Cumulative error across 4 cycle	-175	175	Ps
TERR (10per)	Cumulative error across 5 cycle	-180	180	Ps

TERR (11per)	Cumulative error across 6 cycle	-184	184	Ps
TERR (12per)	Cumulative error across 7 cycle	-188	188	Ps
TERR (nper)	Cumulative error across 13~50 cycle	$tERR(nper)min = (1 + 0.68ln(n)) * tJIT(per)min$ $tERR(nper)max = (1 + 0.68ln(n)) * tJIT(per)max$		Ps
<b>Data Timing</b>				
<b>Symbol</b>	<b>Parameter</b>	<b>Min.</b>	<b>Max.</b>	<b>Unit</b>
tDSQ	DQS, DQS# to DQ skew, per group, per access	-	100	Ps
tQH	DQ output hold time from DQS, DQS#	0.38	-	tCK(avg)
tLZ (DQ)	DQ low-impedance time from CK, CK#	-450	225	Ps
tHZ(DQ)	DQ high impedance time from CK, CK#	-	225	Ps
tDS(base) AC150	Data setup time to DQS, DQS# referenced to Vih(ac) / Vil(ac) levels	10	-	Ps
tDH(base) DC 100	Data hold time from DQS, DQS# referenced to Vih(dc) / Vil(dc) levels	45	-	Ps
<b>Data Strobe Timing</b>				
<b>Symbol</b>	<b>Parameter</b>	<b>Min.</b>	<b>Max.</b>	<b>Unit</b>
tRPRE	DQS,DQS# differential READ Preamble	0.9		tCK(avg)
tRPST	DQS, DQS# differential READ Postamble	0.3		tCK(avg)
tQSH	DQS, DQS# differential output high time	0.4		tCK(avg)
tQSL	DQS, DQS# differential output low time	0.4		tCK(avg)
tWPRE	DQS, DQS# differential WRITE Preamble	0.9		tCK(avg)
tWPST	DQS, DQS# differential WRITE Postamble	0.3		tCK(avg)
tDQSK	DQS, DQS# rising edge output access time from rising CK, CK#	-225	225	Ps

tLZ(DQS)	DQS and DQS# low-impedance time (Referenced from RL - 1)	-450	225	Ps
tHZ(DQS)	DQS and DQS# high-impedance time (Referenced from RL + BL/2)	-	225	Ps
tDQSL	DQS, DQS# differential input low pulse width	0.45	0.55	tCK(avg)
tDQSH	DQS, DQS# differential input high pulse width	0.45	0.55	tCK(avg)
tDQSS	DQS, DQS# rising edge to CK, CK# rising edge	-0.27	0.27	tCK(avg)
tDSS	DQS, DQS# falling edge setup time to CK, CK# rising edge	0.18	-	tCK(avg)
tDSH	DQS, DQS# falling edge hold time from CK, CK# rising edge	0.18	-	tCK(avg)
<b>Command and Address Timing</b>				
<b>Symbol</b>	<b>Parameter</b>	<b>Min.</b>	<b>Max.</b>	<b>Unit</b>
tDLLK	DLL locking time	512	-	nCK
tRTP	Internal READ Command to PRECHARGE Command delay	max(4nCK, 7.5ns)	-	
tWTR	Delay from start of internal write transaction to Internal read command	max(4nCK, 7.5ns)	-	
tWR	WRITE recovery time	15	-	ns
tMRD	Mode Register Set command cycle time	4	-	nCK
tMOD	Mode Register Set command update delay	max(12nCK, 15ns)	-	
tRCD	Refer to Section 1 Feature			
tRP	Refer to Section 1 Feature			
tRC	Refer to Section 1 Feature			
tCCD		4	-	nCK

tDAL (min)	Auto precharge write recovery + precharge time	WR + roundup( $t_{RP}$ / $t_{CK(avg)}$ )		nCK
tMPRR	Multi-Purpose Register Recovery Time	1	-	nCK
tRAS	ACTIVE to PRECHARGE command period	35	9 tREFI	ns
tRRD	ACTIVE to ACTIVE command period for 1KB page size	max(4nCK, 6ns)	-	
tRRD	ACTIVE to ACTIVE command period for 2KB page size	max(4nCK, 7.5ns)	-	
tFAW	Four activate window for 1KB page size	30	-	ns
tFAW	Four activate window for 2KB page size	40	-	ns
tIS (base)	Command and Address setup time to CK, CK#, referenced to Vih(ac) / Vil(ac) levels.	45		ns
tIH(base)	Command and Address hold time from CK, CK# referenced to Vih(dc) / Vil(dc) levels	170		ps
tIS(base) AC150	Command and Address setup time to CK, CK# referenced to Vih(ac) / Vil(ac) levels	120		ps
<b>Calibration Timing</b>				
<b>Symbol</b>	<b>Parameter</b>	<b>Min.</b>	<b>Max.</b>	<b>Unit</b>
tZQinit	Power-up and RESET calibration time	Max. (512nCK, 640ns)	-	nCK
tZQoper	Normal operation Full calibration time	Max. (256nCK, 320ns)	-	nCK
tZQCS	Normal operation Short calibration time	Max. (64nCK, 80ns)	-	nCK

Reset Timing				
Symbol	Parameter	Min.	Max.	Unit
tXPR	Exit Reset from CKE HIGH to a valid command	max(5nCK, tRFC(min) + 10ns)	-	
Self Refresh Timings				
Symbol	Parameter	Min.	Max.	Unit
tXS	Exit Self Refresh to commands not requiring a locked DLL	Max(5nCK), tRFC(min) + 10ns)		
tXSDLL	Exit Self Refresh to commands requiring a locked DLL.	tDLL(min)	-	nCK
tCKESR	Minimum CKE low width for Self Refresh entry to exit timing.	tCKE9min) + 1nCK	-	
tCKSRE	Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down Entry (PDE)	Max(5nCK, 10ns)	-	
tCKSRX	Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit	Max(5nCK, 10ns)	-	
Power Down Timings				
Symbol	Parameter	Min.	Max.	Unit
tXP	Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen to commands not requiring a locked DLL	max(3nCK, 6ns)	-	
tXPDLL	Exit Precharge Power Down with DLL frozen to commands requiring a locked DLL	max(10nCK, 24ns)	-	




tCKE	CKE minimum pulse width	max(3nCK, 5ns)	-	
tCPDED	Command pass disable delay	1	-	nCK
tPD	Power Down Entry to Exit Timing	tCK(min)	9*tREFI	
tACTPDEN	Timing of ACT command to Power Down entry	1	-	nCK
tPRPDEN	Timing of PRE or PREA command to Power Down entry	1	-	nCK
tRDPDEN	Timing of RD/RDA command to Power Down entry	RL+4+1	-	nCK
tWRPDEN	Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	WL + 4 + (tWR / tCK(avg))	-	nCK
tWRAPDEN	Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	WL + 4 + WR + 1	-	nCK
tWRPDEN	Timing of WR command to Power Down entry (BC4MRS)	WL + 2 + (tWR / tCK(avg))	-	nCK
tWRAPDEN	Timing of WRA command to Power Down entry (BC4MRS)	WL + 2 + WR + 1	-	nCK
tREFPDEN	Timing of REF command to Power Down entry	1	-	nCK
tMRSPDEN	Timing of MRS command to Power Down entry	tMOD(min)	-	nCK
<b>ODT Timings</b>				
<b>Symbol</b>	<b>Parameter</b>	<b>Min.</b>	<b>Max.</b>	<b>Unit</b>
ODTH4	ODT high time without write command or with write command and BC4	4	-	nCK
ODTH8	ODT high time with Write command and BL8	6	-	nCK

tAONPD	Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	2	8.5	ns
tAOFPD	Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	2	8.5	ns
tAON	RTT-turn-on	-225	225	ps
tAOF	RTT_Nom and RTT_WR turn-off time from ODTLoff reference	0.3	0.7	tCK(avg)
tADC	RTT dynamic change skew	0.3	0.7	tCK(avg)

12. PACKAGE DIMENSION

- (8GB, 2 Ranks, 512Mx8 DDR3L base UDIMM)



### 13. RoHS Declaration



#### Declaration of Conformity

We, InnoDisk Co., Ltd, here declare the product M3UW-8GSSAL0C-(X) complies with the requirement of RoHS directives 2002/95/EC and 2006/122/EC.

Innodisk ensures the above product meets RoHS requirements of six restricted substances. This declaration is based on vendor supplied analysis/MSDS, material certifications, and/ or 3<sup>rd</sup> party test reports of the component/ raw materials used in the manufacture of products.

🚫 RoHS Exemptions Applied Of 7(C)-I for Resist.

Name of hazardous substance	Limited of RoHS ppm (mg/kg)
Cd	< 100 ppm
Pb	< 1000 ppm
Hg	< 1000 ppm
Chromium VI (Cr+6)	< 1000 ppm
Polybromodiphenyl ether (PBDE)	< 1000 ppm
Polybrominated Biphenyls (PBB)	< 1000 ppm
Perfluorooctane Sulfonate (PFOS)	Not Contained

Date issued : 2014/05/20

Manufacturer: : Innodisk Co., Ltd.  
 Address : 221 5F, No. 237, Sec.1 Datong Rd., Xizhi City, New Taipei City, Taiwan

Authorized Signature :

QA Dept. Director – Ryan Tsai

## Revision Log

Rev	Date	Modification
0.1	7 <sup>th</sup> August 2014	Preliminary Edition
1.0	7 <sup>th</sup> August 2014	Official released.