

# Approval Sheet

<b>Customer</b>	
<b>Product Number</b>	<b>M3SW-2GSFDCN9-I</b>
<b>Module speed</b>	<b>PC3-10600</b>
<b>Pin</b>	<b>204 pin</b>
<b>Cl-tRCD-tRP</b>	<b>9-9-9</b>
<b>DRAM Operating Temp</b>	<b>0°C ~85°C</b>
<b>Date</b>	<b>15<sup>th</sup> March 2017</b>

The Total Solution For  
Industrial Flash Storage

Rev 1.0

2008©InnoDisk Corp. All rights reserved  
InnoDisk Corp. reserves the right to change the Products and Specification without notices.

## 1. Features

### Key Parameter

Industry Nomenclature	Speed Grade	Data Rate MT/s			tAA (ns)	tRCD (ns)	tRP (ns)	tRC (ns)
		CL=7	CL=9	CL=11				
PC3-10600	N	1066	1333	-	13.5	13.5	13.5	49.5

- JEDEC Standard 204-pin Dual In-Line Memory Module
- Intend for PC3-10600 applications
- Inputs and Outputs are SSTL-15 compatible
- VDD=VDDQ= 1.5 Volt  $\pm$  0.075
- Bi-directional Differential Data Strobe
- DLL aligns DQ and DQS transition with CK transition
- SDRAMs have 8 internal banks for concurrent operation
- Normal and Dynamic On-Die Termination support.
- SDRAMs are 78-ball BGA Package
- 8 bit pre-fetch
- Two different termination values (Rtt\_Nom & Rtt\_WR)
- Auto & self refresh 7.8 $\mu$ s ( $T_c \leq +85^\circ C$ )
- 14/10/2 Addressing (row/column/rank)-2GB
- SDRAM operating temperature range  $0^\circ C \leq T_c \leq +85^\circ C$
- Programmable Device Operation:
  - Burst Type: Sequential or Interleave
  - Device CAS# Latency: 9
  - Burst Length: switch on-the-fly: BL=8 or BC 4
- RoHS Compliant (*Section 14*)

## 2. Environmental Requirements

iDIMM are intended for use in standard office environments that have limited capacity for heating and air conditioning.

Symbol	Parameter	Rating	Units	Notes
<b>T<sub>OPR</sub></b>	Operating Temperature (ambient)	0 to +65	°C	1
<b>T<sub>TSG</sub></b>	Storage Temperature	-50 to +150	°C	
<b>H<sub>OPR</sub></b>	Operating Humidity (relative)	10 to 90	%	
<b>H<sub>TSG</sub></b>	Storage Humidity (without condensation)	5 to 95	%	
<b>P<sub>BAR</sub></b>	Barometric Pressure (operating & storage)	105 to 69	K Pascal	1,2
1. The component maximum case temperature (Tcase) shall not exceed the value specified in the DDR DRAM component specification. 2. Up to 9850 ft				

## 3. DRAM Parameters by device density

RTT_Nom Setting	Parameter	1Gb	Units	
tRFC	REF command ACT or REF command time	110	ns	
tREFI	Average periodic refresh interval	0°C ≤ T <sub>CASE</sub> ≤ 85°C	7.8	μs
		85°C ≤ T <sub>CASE</sub> ≤ 95°C	3.9	μs

#### 4. Ordering Information

**DDR3 SODIMM**

Part Number	Density	Speed	DIMM Organization	Number of DRAM	Number of rank	ECC
M3SW-2GSFDCN9-I	2GB	PC3-10600	256Mx64	16	2	N

## 5. Pin Configurations (Front side/Back side)

X64 SODIMM

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	V <sub>REFDQ</sub>	2	V <sub>ss</sub>	69	DQ27	70	DQ31	137	DQS4	138	V <sub>ss</sub>
3	V <sub>ss</sub>	4	DQ4	71	V <sub>ss</sub>	72	V <sub>ss</sub>	139	V <sub>ss</sub>	140	DQ38
5	DQ0	6	DQ5	73	CKE0	74	CKE1	141	DQ34	142	DQ39
7	DQ1	8	V <sub>ss</sub>	75	V <sub>DD</sub>	76	V <sub>DD</sub>	143	DQ35	144	V <sub>ss</sub>
9	V <sub>ss</sub>	10	/DQS0	77	NC	78	A15 ***	145	V <sub>ss</sub>	146	DQ44
11	DM0	12	DQS0	79	BA2	80	A14 ***	147	DQ40	148	DQ45
13	V <sub>ss</sub>	14	V <sub>ss</sub>	81	V <sub>DD</sub>	82	V <sub>DD</sub>	149	DQ41	150	V <sub>ss</sub>
15	DQ2	16	DQ6	83	A12, /BC	84	A11	151	V <sub>ss</sub>	152	/DQS5
17	DQ3	18	DQ7	85	A9	86	A7	153	DM5	154	DQS5
19	V <sub>ss</sub>	20	V <sub>ss</sub>	87	V <sub>DD</sub>	88	V <sub>DD</sub>	155	V <sub>ss</sub>	156	V <sub>ss</sub>
21	DQ8	22	DQ12	89	A8	90	A6	157	DQ42	158	DQ46
23	DQ9	24	DQ13	91	A5	92	A4	159	DQ43	160	DQ47
25	V <sub>ss</sub>	26	V <sub>ss</sub>	93	V <sub>DD</sub>	94	V <sub>DD</sub>	161	V <sub>ss</sub>	162	V <sub>ss</sub>
27	/DQS1	28	DM1	95	A3	96	A2	163	DQ48	164	DQ52
29	DQS1	30	/Reset	97	A1	98	A0	165	DQ43	166	DQ53
31	V <sub>ss</sub>	32	V <sub>ss</sub>	99	V <sub>DD</sub>	100	V <sub>DD</sub>	167	V <sub>ss</sub>	168	V <sub>ss</sub>
33	DQ10	34	DQ14	101	CK0	102	CK1	169	/DQS6	170	DM6
35	DQ11	36	DQ15	103	/CK0	104	/CK1	171	DQS6	172	V <sub>ss</sub>
37	V <sub>ss</sub>	38	V <sub>ss</sub>	105	V <sub>DD</sub>	106	V <sub>DD</sub>	173	V <sub>ss</sub>	174	DQ54
39	DQ16	40	DQ20	107	A10, /AP	108	BA1	175	DQ50	176	DQ55
41	DQ17	42	DQ21	109	BA0	110	/RAS	177	DQ51	178	V <sub>ss</sub>
43	V <sub>ss</sub>	44	V <sub>ss</sub>	111	V <sub>DD</sub>	112	V <sub>DD</sub>	179	V <sub>ss</sub>	180	DQ60
45	/DQS2	46	DM2	113	WE	114	/SO	181	DQ56	182	DQ61
47	DQS2	48	V <sub>ss</sub>	115	/CAS	116	ODT0	183	DQ57	184	V <sub>ss</sub>
49	V <sub>ss</sub>	50	DQ22	117	V <sub>DD</sub>	118	V <sub>DD</sub>	185	V <sub>ss</sub>	186	/DQS7
51	DQ18	52	DQ23	119	A13 ***	120	ODT1	187	DM7	188	DQS7
53	DQ19	54	V <sub>ss</sub>	121	/S1	122	NC *	189	V <sub>ss</sub>	190	V <sub>ss</sub>
55	V <sub>ss</sub>	56	DQ28	123	V <sub>DD</sub>	124	V <sub>DD</sub>	191	DQ58	192	DQ62
57	DQ24	58	DQ29	125	TEST/NC	126	V <sub>REFCA</sub>	193	DQ59	194	DQ63
59	DQ25	60	V <sub>ss</sub>	127	V <sub>ss</sub>	128	V <sub>ss</sub>	195	V <sub>ss</sub>	196	V <sub>ss</sub>
61	V <sub>ss</sub>	62	/DQS3	129	DQ32	130	DQ36	197	SA0	198	/EVENT
63	DM3	64	DQS3	131	DQ33	132	DQ37	199	V <sub>DDSPD</sub>	200	SDA
65	V <sub>ss</sub>	66	V <sub>ss</sub>	133	V <sub>ss</sub>	134	V <sub>ss</sub>	201	SA1	202	SCL
67	DQ26	68	DQ30	135	/DQS4	136	DM4	203	V <sub>ttt</sub>	204	V <sub>ttt</sub>

\* NC = No Connect

\*\* TEST (PIN# 125) reserve for bus probing, is NC on normal modules.

\*\*\* Pin might be connected to NC ball of DRAMs (depending on density); alternatively may connect to termination resistor


## 6. Architecture

### Pin Definition

Pin Name	Description	Pin Name	Description
A0 - A13 (A14 or A15)	SDRAM address bus	SCL	Serial Presence Detect Clock Input
BA0 - BA1 (or BA2)	SDRAM Bank Address Inputs	SDA	Serial Presence Detect Data input/output
/RAS	SDRAM row address strobe	SA0 – SA1	Serial Presence Detect Address Inputs
/CAS	SDRAM column address strobe	VDD	Power Supply
/WE	SDRAM write enable	VDDID	VDD Identification Flag
/S0 - /S1	DIMM Rank Select Lines	VDDQ	SDRAM I/O Driver power supply
CK0 – CKE1	SDRAM clock enable lines	VREFDQ	SDRAM I/O Reference supply
DQ0 – DQ63	DIMM memory data bus	VREFCA	SDRAM Command/address reference supply.
CB0 – CB7	DIMM ECC check bit	Vss	Ground
DQS0 – DQS8 /DQS0-/DQS8	SDRAM data strobes	VDDSPD	Serial EEPROM positive power supply
DM0 – DM8	SDRAM data masks	NC	Spare Pin
ODT0-ODT1	Spare Pin	/Reset	Reset enable
CK0 – CK1 /CK0 - /CK1	Differential SDRAM Clocks	Event#	Reserved for optional temperature-sensing hardware
RSVD	Reserved for future use.	VTT	SDRAM I/O termination supply.

## 7. Function Block Diagram:

- (2GB, 2 Ranks, 128Mx8 DDR3 SDRAMs)



## 8. DRAM Absolute Maximum Ratings

Symbol	Parameter		Rating	Units	Note
$T_{OPER}$	Operation Temperature	Normal Operating Temp.	0 to 85	°C	1,2
		Extended Temp.(optional)	85 to 95	°C	1,3
$T_{STG}$	Storage Temperature		-55 to 100	°C	4,5
$V_{IN}, V_{OUT}$	Voltage on any pins relative to Vss		-0.4 to +1.975	V	4
$V_{DD}$	Voltage on VDD supply relative to Vss		-0.4 to +1.975	V	4,6
$V_{DDQ}$	Voltage on VDDQ supply relative to Vss		-0.4 to +1.975	V	4,6

**Note:**

1. Operating Temperature  $T_{OPER}$  is the case surface temperature on the center / top side of the DRAM.

For measurement conditions, please refer to the JEDEC document JESD51-2.

2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 to 85 °C under all operating conditions.

3. Some applications require operation of the DRAM in the Extended Temperature Range between 85 °C and 95 °C case temperature. Full specifications are supported in this range, but the following additional conditions apply:

- a) Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 µs. It is also possible to specify a component with 1X refresh (tREFI to 7.8µs) in the Extended Temperature Range. Please refer to supplier data sheet and/or the DIMM SPD for option availability.
- b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 =0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 =0b). Please refer to the supplier data sheet and/or the DIMM SPD for Auto Self-Refresh option availability, Extended Temperature Range support and tREFI requirements in the Extended Temperature Range.

4. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

5. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

6. VDD and VDDQ must be within 300 mV of each other at all times;and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREF may be equal to or less than 300 mV

## 9. DRAM AC & DC Operating

Symbol	Parameter	Min	Typ.	Max	Units	Notes
<b>Recommended DC Operating Conditions</b>						
V <sub>D</sub> D	Supply Voltage	1.425	1.5	1.575	V	1,2
V <sub>D</sub> DQ	Supply Voltage	1.425	1.5	1.575	V	1,2
<b>Single Ended AC/DC Input Levels</b>						
V <sub>I</sub> H (DC)	DC Input High (Logic1) Voltage	V <sub>R</sub> EF + 0.1	-	V <sub>D</sub> D	V	3
V <sub>I</sub> L (DC)	DC Input Low (Logic 0) Voltage	V <sub>S</sub> S	-	V <sub>R</sub> EF - 0.1	V	3
V <sub>I</sub> H (AC)	AC Input High (Logic1) Voltage	V <sub>R</sub> EF+ 0.175	-	-	V	3
V <sub>I</sub> L (AC)	AC Input Low (Logic 0) Voltage	-	-	V <sub>R</sub> EF - 0.175	V	3
V <sub>R</sub> EF <sub>D</sub> Q (DC)	Reference Voltage for DQ, DM inputs	0.49V <sub>D</sub> DQ	0.5V <sub>D</sub> DQ	0.51V <sub>D</sub> DQ	V	4,5
V <sub>R</sub> EF <sub>C</sub> A (DC)	Reference Voltage for ADD,CMD inputs	0.49V <sub>D</sub> DQ	0.5V <sub>D</sub> DQ	0.51V <sub>D</sub> DQ	V	4,5
<b>Single Ended AC/DC output Levels</b>						
V <sub>O</sub> H (DC)	DC output high measurement level (for IV curve linearity)	-	0.8 x V <sub>D</sub> DQ	-	V	
V <sub>O</sub> M (DC)	DC output mid measurement level (for IV curve linearity)	-	0.5 x V <sub>D</sub> DQ	-	V	
V <sub>O</sub> L (DC)	DC output low measurement level (for IV curve linearity)	-	0.2 x V <sub>D</sub> DQ	-	V	
V <sub>O</sub> H (AC)	AC output high measurement level (for output SR)	-	V <sub>T</sub> T + 0.1 x V <sub>D</sub> DQ	-	V	6
V <sub>O</sub> L (AC)	AC output low measurement level (for output SR)		V <sub>T</sub> T - 0.1 x V <sub>D</sub> DQ	-	V	6

Symbol	Parameter	Min	Typ.	Max	Units	Notes
<b>Differential AC/DC Input Levels</b>						
<b>VIHdiff</b>	Differential Input high	+0.2	-	Note 9	V	7
<b>VILdiff</b>	Differential Input logic Low	Note 9	-	-0.2	V	7
<b>VIHdiff(ac)</b>	Differential Input high ac	$2^* (VIH(AC) - VREF)$	-	Note 9	V	8
<b>VILdiff(ac)</b>	Differential Input logic Low ac	Note 9	-	$2^* (VREF - VIL(AC))$	V	8
<b>Differential AC and DC Output Levels</b>						
<b>VOHdiff(AC)</b>	AC differential output high measurement level (for output SR)	-	$+0.2 \times VDDQ$	-	V	10
<b>VOLdiff(AC)</b>	AC differential output low measurement level (for output SR)	-	$-0.2 \times VDDQ$	-	V	10

**Note:**

- Under all conditions VDDQ must be less than or equal to VDD.
- VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.
- For DQ and DM, Vref = VrefDQ. For input only pins except RESET#, Vref = VrefCA.
- The ac peak noise on VRef may not allow VRef to deviate from VRef(DC) by more than +/-1% VDD (for reference: approx. +/- 15 mV).
- For reference: approx. VDD/2 +/- 15 mV.
- The swing of  $\pm 0.1 \times VDDQ$  is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40  $\Omega$  and an effective test load of 25  $\Omega$  to VTT = VDDQ/2
- Used to define a differential signal slew-rate.
- For CK - CK# use VIH/VIL(ac) of ADD/CMD and VREFCA; for DQS - DQS#, DQL, DQL#, DQSU , DQSU# use VIH/VIL(ac) of DQs and VREFDQ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.
- These values are not defined, however the single-ended signals CK, CK#, DQS, DQS#, DQL, DQL#, DQSU, DQSU# need to be within the respective limits (VIH(dc) max, VIL(dc)min) for single- ended signals as well as the limitations for overshoot and undershoot.
- The swing of  $\pm 0.2 \times VDDQ$  is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40  $\Omega$  and an effective test load of 25  $\Omega$  to VTT = VDDQ/2 at each of the differential outputs.

## 10. Operating, Standby, and Refresh Currents

- 2GB SODIMM (2 Ranks, 128Mx8 DDR3 SDRAMs  $T_{CASE} = 0^{\circ}\text{C} \sim 70^{\circ}\text{C}$ )

Symbol	Parameter/Condition		PC3-10600	Unit
I DD0	One bank; Active - Precharge		485	mA
I DD1	One bank; Active - Read - Precharge		530	mA
I DD2N	Precharge Standby Current		265	mA
IDD2NT	Precharge Standby ODT Current		440	mA
I DD2P	Precharge Power Down Current	Fast Mode	210	mA
	Precharge Power Down Current	Slow Mode	175	mA
I DD2Q	Pecharge Quiet Standby Current		265	mA
I DD3N	Active Standby Current		350	mA
I DD3P	Active Power-Down Current		365	mA
I DD4R	Operating Current Burst Read		790	mA
I DD4W	Operating Current Burst Write		790	mA
I DD5B	Burst Refresh Current		970	mA
I DD6	Self-Refresh Current: Normal Temperature Range		175	mA
I DD7	Operating Bank Interleave Read Current		1320	mA
I DD8	RESET Low Current		175	mA

## 11. Timing Parameters

( $T_{CASE} = 0^{\circ}\text{C} \sim 70^{\circ}\text{C}$ ;  $V_{DDQ} = V_{DD}$ , See AC Characteristics)

Symbol	Parameter	PC3-10600		Unit
		Min.	Max.	
<b>Clock Timing</b>				
tCK (DLL-Off)	Minimum Clock Cycle Time	8	-	ns
tCK (avg)	Average Clock Period	1.5	3.3	ns
tCH (avg)	Average high pulse width	0.47	0.53	tCK (avg)
tCL (avg)	Average low pulse width	0.47	0.53	tCK (avg)
tCK (abs)	Absolute Clock Period	tCK(avg) min + tJIT(per)	tCK(avg) max + tJIT(per) min max -	Ps
tCH (abs)	Absolute high pulse width	0.43	-	tCK (avg)
tCL (abs)	Absolute low pulse width	0.43	-	tCK (avg)
JIT (per)	Clock Period Jitter	-80	80	Ps
TJIT (per, lck)	Clock Period Jitter during DLL locking period.	-70	70	Ps
JIT (CC)	Cycle to Cycle Period Jitter	160		Ps
TJIT (CC, lck)	Cycle to Cycle Period Jitter during DLL locking period.	140		Ps
TJIT (duty)		-	-	Ps
TERR (2per)	Cumulative error across 2 cycle	-118	118	Ps
TERR (3per)	Cumulative error across 3 cycle	-140	140	Ps
TERR (4per)	Cumulative error across 4 cycle	-155	155	Ps
TERR (5per)	Cumulative error across 5 cycle	-168	168	Ps
TERR (6per)	Cumulative error across 6 cycle	-177	177	Ps
TERR (7per)	Cumulative error across 7 cycle	-186	186	Ps
TERR (8per)	Cumulative error across 8 cycle	-193	193	Ps
TERR (9per)	Cumulative error across 9 cycle	-200	200	Ps
TERR (10per)	Cumulative error across 10 cycle	-205	205	Ps

TERR (11per)	Cumulative error across 6 cycle	-210	210	Ps
TERR (12per)	Cumulative error across 7 cycle	-215	215	Ps
TERR (nper)	Cumulative error across 13~50 cycle	$t_{ERR(nper)}\min = (1 + 0.68\ln(n)) * t_{JIT(per)}\min$ $t_{ERR(nper)}\max = (1 + 0.68\ln(n)) * t_{JIT(per)}\max$		Ps
<b>Data Timing</b>				
Symbol	Parameter	Min.	Max.	Unit
tDSQ	DQS, DQS# to DQ skew, per group, per access	-	125	Ps
tQH	DQ output hold time from DQS, DQS#	0.38	-	tCK(avg)
tLZ (DQ)	DQ low-impedance time from CK, CK#	-500	250	Ps
tHZ(DQ)	DQ high impedance time from CK, CK#	-	250	Ps
tDS(base) AC150	Data setup time to DQS, DQS# referenced to Vih(ac) / Vil(ac) levels	30	-	Ps
tDH(base) DC 100	Data hold time from DQS, DQS# referenced to Vih(dc) / Vil(dc) levels	65	-	Ps
<b>Data Strobe Timing</b>				
Symbol	Parameter	Min.	Max.	Unit
tRPRE	DQS,DQS# differential READ Preamble	0.9		tCK(avg)
tRPST	DQS, DQS# differential READ Postamble	0.3		tCK(avg)
tQSH	DQS, DQS# differential output high time	0.4		tCK(avg)
tQSL	DQS, DQS# differential output low time	0.4		tCK(avg)
tWPRE	DQS, DQS# differential WRITE Preamble	0.9		tCK(avg)
tWPST	DQS, DQS# differential WRITE Postamble	0.3		tCK(avg)
tDQSCK	DQS, DQS# rising edge output access time from rising CK, CK#	-225	225	Ps

tLZ(DQS)	DQS and DQS# low-impedance time (Referenced from RL - 1)	-450	225	Ps
tHZ(DQS)	DQS and DQS# high-impedance time (Referenced from RL + BL/2)	-	225	Ps
tDQSL	DQS, DQS# differential input low pulse width	0.4	0.6	tCK(avg)
tDQSH	DQS, DQS# differential input high pulse width	0.4	0.6	tCK(avg)
tDQSS	DQS, DQS# rising edge to CK, CK# rising edge	-0.25	0.25	tCK(avg)
tDSS	DQS, DQS# falling edge setup time to CK, CK# rising edge	0.2	-	tCK(avg)
tDSH	DQS, DQS# falling edge hold time from CK, CK# rising edge	0.2	-	tCK(avg)
<b>Command and Address Timing</b>				
Symbol	Parameter	Min.	Max.	Unit
tDLLK	DLL locking time	512	-	nCK
tRTP	Internal READ Command to PRECHARGE Command delay	max(4nC K, 7.5ns)	-	
tWTR	Delay from start of internal write transaction to Internal read command	max(4nC K, 7.5ns)	-	
tWR	WRITE recovery time	15	-	ns
tMRD	Mode Register Set command cycle time	4	-	nCK
tMOD	Mode Register Set command update delay	max(12n CK, 15ns)	-	
tRCD	Refer to Section 1 Feature			
tRP	Refer to Section 1 Feature			
tRC	Refer to Section 1 Feature			
tCCD		4	-	nCK

tDAL (min)	Auto precharge write recovery + precharge time	WR + roundup(tRP / tCK(avg))	nCK	
tMPRR	Multi-Purpose Register Recovery Time	1	-	nCK
tRAS	ACTIVE to PRECHARGE command period	36	9 tREFI	ns
tRRD	ACTIVE to ACTIVE command period for 1KB page size	max(4nC K, 6ns)	-	
tRRD	ACTIVE to ACTIVE command period for 2KB page size	max(4nC K, 7.5ns)	-	
tFAW	Four activate window for 1KB page size	30	-	ns
tFAW	Four activate window for 2KB page size	45	-	ns
tIS (base)	Command and Address setup time to CK, CK#, referenced to Vih(ac) / Vil(ac) levels.	65		ns
tIH(base)	Command and Address hold time from CK, CK# referenced to Vih(dc) / Vil(dc) levels	140		ps
tIS(base) AC150	Command and Address setup time to CK, CK# referenced to Vih(ac) / Vil(ac) levels	65+125		ps
<b>Calibration Timing</b>				
Symbol	Parameter	Min.	Max.	Unit
tZQinit	Power-up and RESET calibration time	512	-	nCK
tZQoper	Normal operation Full calibration time	256	-	nCK
tZQCS	Normal operation Short calibration time	64	-	nCK
<b>Reset Timing</b>				
Symbol	Parameter	Min.	Max.	Unit
tXPR	Exit Reset from CKE HIGH to a valid command	max(5nC K, tRFC(min) +10ns)	-	
<b>Self Refresh Timings</b>				


Symbol	Parameter	Min.	Max.	Unit
t <sub>XS</sub>	Exit Self Refresh to commands not requiring a locked DLL	Max(5nCK), tRFC(min) +10ns)		
t <sub>XSDLL</sub>	Exit Self Refresh to commands requiring a locked DLL.	tDLL(min)	-	nCK
t <sub>CKESSR</sub>	Minimum CKE low width for Self Refresh entry to exit timing.	tCKE9min) +1nCK	-	
t <sub>CKSRE</sub>	Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down Entry (PDE)	Max(5nCK ,10ns)	-	
t <sub>CKSRX</sub>	Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit	Max(5nCK ,10ns)	-	
<b>Power Down Timings</b>				
Symbol	Parameter	Min.	Max.	Unit
t <sub>XP</sub>	Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen to commands not requiring a locked DLL	max(3nC K, 6ns)	-	
t <sub>XPDLL</sub>	Exit Precharge Power Down with DLL frozen to commands requiring a locked DLL	max(10n CK, 24ns)	-	
t <sub>CKE</sub>	CKE minimum pulse width	max(3nC K,5.625ns)	-	
t <sub>CPDED</sub>	Command pass disable delay	1	-	nCK
t <sub>PD</sub>	Power Down Entry to Exit Timing	tCK(min)	9*tREFI	
t <sub>ACTPDEN</sub>	Timing of ACT command to Power Down entry	1	-	nCK
t <sub>PRPDEN</sub>	Timing of PRE or PREA command to Power Down entry	1	-	nCK

tRDPDEN	Timing of RD/RDA command to Power Down entry	RL+4+1	-	nCK
tWRPDEN	Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	WL + 4 + (tWR / tCK(avg) )	-	nCK
tWRAPDEN	Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	WL + 4 + WR + 1	-	nCK
tWRPDEN	Timing of WR command to Power Down entry (BC4MRS)	WL + 2 + (tWR / tCK(avg) )	-	nCK
tWRAPDEN	Timing of WRA command to Power Down entry (BC4MRS)	WL + 2 + WR + 1	-	nCK
tREFPDEN	Timing of REF command to Power Down entry	1	-	nCK
tMRSPDEN	Timing of MRS command to Power Down entry	tMOD(mi n)	-	nCK
<b>ODT Timings</b>				
Symbol	Parameter	Min.	Max.	Unit
ODTH4	ODT high time without write command or with write command and BC4	4	-	nCK
ODTH8	ODT high time with Write command and BL8	6	-	nCK
tAONPD	Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	1	9	ns
tAOFPD	Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	1	9	ns
tAON	RTT-turn-on	-250	250	ps
tAOF	RTT_Nom and RTT_WR turn-off time from ODTLooff reference	0.3	0.7	tCK(avg)
tADC	RTT dynamic change skew	0.30.7		tCK(avg)

Write Leveling Timing				
Symbol	Parameter	Min.	Max.	Unit
tWLMRD	First DQS/DQS# rising edge after write leveling mode is programmed	40	-	nCK
tWLQSEN	DQS/DQS# delay after write leveling mode is programmed	25	-	nCK
tWLS	Write leveling setup time from rising CK, CK# crossing to rising DQS, DQS# crossing	195	-	ps
tWLH	Write leveling hold time from rising DQS, DQS# crossing to rising CK, CK# crossing	195	-	ps
tWLO	Write leveling output delay	0	9	ns
tWLOE	Write leveling output error	0	2	ns

## 12. PACKAGE DIMENSION

- (2GB, 2 Ranks, 128Mx8 DDR3 base SODIMM)



Note: All dimensions are in millimeters (mils) and should be kept within a tolerance of ±0.15 (6), unless otherwise specified.

### 13. RoHS Declaration



宜鼎國際股份有限公司  
Innodisk Corporation

Page 1/1

Tel:(02)7703-3000 Fax:(02) 7703-3555 Internet: <http://www.innodisk.com/>

#### RoHS 自我宣告書 (RoHS Declaration of Conformity)

#### Manufacturer Product: All Innodisk EM Flash and Dram products

- 一、 宜鼎國際股份有限公司（以下稱本公司）特此保證售予貴公司之所有產品，皆符合歐盟2011/65/EU關於RoHS之規範要求。  
Innodisk Corporation declares that all products sold to the company, are complied with European Union RoHS Directive (2011/65/EU) requirement.
- 二、 本公司同意因本保證書或與本保證書相關事宜有所爭議時，雙方宜友好協商，達成協議。  
Innodisk Corporation agrees that both parties shall settle any dispute arising from or in connection with this Declaration of Conformity by friendly negotiations.

Name of hazardous substance	Limited of RoHS ppm (mg/kg)
鉛 (Pb)	< 1000 ppm
汞 (Hg)	< 1000 ppm
鎘 (Cd)	< 100 ppm
六價鉻 (Cr 6+)	< 1000 ppm
多溴聯苯 (PBBs)	< 1000 ppm
多溴二苯醚 (PBDEs)	< 1000 ppm


#### 立 保 證 書 人 (Guarantor)

Company name 公司名稱： Innodisk Corporation 宜鼎國際股份有限公司

Company Representative 公司代表人： Randy Chien 簡川勝

Company Representative Title 公司代表人職稱： Chairman 董事長

Date 日期： 2016 / 08 / 04



## Revision Log

Rev	Date	Modification
0.1	15 <sup>th</sup> March 2017	Preliminary Edition
1.0	15 <sup>th</sup> March 2017	Official released.

**March 2017****Rev 1.0**

2008©InnoDisk Corp. All rights reserved  
InnoDisk Corp. reserves the right to change the Products and Specification without notices.