

# Approval Sheet

<b>Customer</b>	
<b>Product Number</b>	<b>M3DW-2GSJ2C0C-F</b>
<b>Module speed</b>	<b>PC3-12800</b>
<b>Pin</b>	<b>204pin</b>
<b>CI-tRCD-tRP</b>	<b>11-11-11</b>
<b>Operating Temp</b>	<b>0°C~85°C</b>
<b>Date</b>	<b>26<sup>th</sup> September 2017</b>

**The Total Solution For  
Industrial Flash Storage**

Rev 1.1

## 1. Features

### Key Parameter

Industry Nomenclature	Speed Grade	Data Rate MT/s			tAA (ns)	tRCD (ns)	tRP (ns)
		CL=7	CL=9	CL=11			
PC3-12800	P	1066	1333	1600	13.125	13.125	13.125

- JEDEC Standard 204-pin Small Outline Dual In-Line Memory Module
- Intend for PC3-12800 applications
- Inputs and Outputs are SSTL-15 compatible
- VDD=VDDQ= 1.5 Volt (-0.075/+0.75V)
- Bi-directional Differential Data Strobe
- DLL aligns DQ and DQS transition with CK transition
- SDRAMs have 8 internal banks for concurrent operation
- Normal and Dynamic On-Die Termination support.
- SDRAMs are 78-ball BGA Package
- Gold Plating Thickness 30μ”
- Temperature Sensor with SPD EEPROM
- 8 bit pre-fetch
- Two different termination values (Rtt\_Nom & Rtt\_WR)
- Auto & self refresh 7.8μs (Tc ≤ +85°C)
- 15/10/1 Addressing (row/column/rank)-2GB
- SDRAM operating temperature range 0°C ≤ Tc ≤ +85°C
- Programmable Device Operation:
  - Burst Type: Sequential or Interleave
  - Device CAS# Latency: 6,7,8,9,10,11
  - Burst Length: switch on-the-fly: BL=8 or BC 4
- RoHS Compliant (*Section 13*)

## 2. Environmental Requirements

DDR3 ECC SODIMMs are intended for use in standard office environments that have limited capacity for heating and air conditioning.

Symbol	Parameter	Rating	Units	Notes
TOPR	Operating Temperature (ambient)	See Note		3
HOPR	Operating Humidity (relative)	10 to 90	%	1
TSTG	Storage Temperature	-50 to +100	°C	1
HSTG	Storage Humidity (without condensation)	5 to 95	%	1
PBAR	Barometric Pressure (operating & storage)	105 to 69	K Pascal	1, 2

Note 1 Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and device functional operation at or above the conditions indicated is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.  
 Note 2 Up to 9850 ft.  
 Note 3 The designer must meet the case temperature specifications for individual module components.  
 Following JEDEC specifications.

## 3. SDRAM Parameters by device density

RTT_Nom Setting	Parameter	2Gb	Units
tRFC	REF command ACT or REF command time	160	ns
tREFI	Average periodic refresh interval	0°C ≤ TCASE ≤ 85°C	7.8 μs
		85°C < TCASE ≤ 95°C	3.9 μs

#### 4. Ordering Information

DDR3 ECC SODIMM						
Part Number	Density	Speed	DIMM Organization	Number of DRAM	Number of rank	ECC
M3DW-2GSJ2C0C-F	2GB	PC3-12800	256Mx72	9	1	Y

## 5. Pin Configurations (Front side/Back side)

### X72 SODIMM

Front						Back					
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VREFDQ	69	CB0	137	VSS	2	VSS	70	VSS	138	VSS
3	VSS	71	CB1	139	/DQS4	4	DQ4	72	CB4	140	DM4
5	DQ0	73	VSS	141	DQS4	6	DQ5	74	CB5	142	DQ38
7	DQ1	75	/DQS8	143	VSS	8	VSS	76	DM8	144	DQ39
9	VSS	77	DQS8	145	DQ34	10	/DQS0	78	VSS	146	VSS
11	DM0	79	VSS	147	DQ35	12	DQS0	80	CB6	148	DQ44
13	DQ2	81	CB2	149	VSS	14	VSS	82	CB7	150	DQ45
15	DQ3	83	CB3	151	DQ40	16	DQ6	84	VREFCA	152	VSS
17	VSS	85	VDD	153	DQ41	18	DQ7	86	VDD	154	/DQS5
19	DQ8	87	CKE0	155	VSS	20	VSS	88	A15	156	DQ55
21	DQ9	89	CKE1	157	DM5	22	DQ12	90	A14	158	VSS
23	VSS	91	BA2	159	DQ42	24	DQ13	92	A9	160	DQ46
25	/DQS1	93	VDD	161	DQ43	26	VSS	94	VDD	162	DQ47
27	DQS1	95	A12, /BC	163	VSS	28	DM1	96	A11	164	VSS
29	VSS	97	A8	165	DQ48	30	/RESET	98	A7	166	DQ52
31	DQ10	99	A5	167	DQ49	32	VSS	100	A6	168	DQ53
33	DQ11	101	VDD	169	VSS	34	DQ14	102	VDD	170	VSS
35	VSS	103	A3	171	/DQS6	36	DQ15	104	A4	172	DM6
37	DQ16	105	A1	173	DQS6	38	VSS	106	A2	174	DQ54
39	DQ17	107	A0	175	VSS	40	DQ20	108	BA1	176	DQ55
41	VSS	109	VDD	177	DQ50	42	DQ21	110	VDD	178	VSS
43	/DQS2	111	CK0	179	DQ51	44	DM2	112	Par_in, NC, CK1	180	DQ60
45	DQS2	113	/CK0	181	VSS	46	VSS	114	Err_out, NC, /CK1	182	DQ61
47	VSS	115	VDD	183	DQ56	48	DQ22	116	VDD	184	VSS
49	DQ18	117	A10, AP	185	DQ57	50	DQ23	118	/S3	186	/DQS7
51	DQ19	119	BA0	187	VSS	52	VSS	120	/S2	188	DQ57
53	VSS	121	/WE	189	DM7	54	DQ28	122	/RAS	190	VSS
55	DQ24	123	VDD	191	DQ58	56	DQ29	124	VDD	192	DQ62
57	DQ25	125	/CAS	193	DQ59	58	VSS	126	ODT0	194	DQ63
59	DM3	127	/S0	195	VSS	60	/DQS3	128	ODT1	196	VSS
61	VSS	129	/S1	197	SA0	62	DQS3	130	A13	198	/EVENT
63	DQ26	131	VDD	199	VDDSPD	64	VSS	132	VDD	200	SDA
65	DQ27	133	DQ32	201	SA1	66	DQ30	134	DQ36	202	SCL
67	VSS	135	DQ33	203	VTT	68	DQ31	136	DQ37	204	VTT


\* This address might be connected to NC balls of the DRAMs (depending on density); either way they will be connected to the termination resistor.

## 6. Architecture

### Pin Definition

Pin Name	Description	Pin Name	Description
CK0	Clock Inputs, positive line	Par_In	Parity bit for the Address and Control bus
/CK0	Clock inputs, negative line	/Err_Out	Parity error found on the Address and Control bus
CK1	Clock Inputs, positive line	ODT[1:0]	On-die termination control
/CK1	Clock inputs, negative line	DQ[63:0]	Data Input/Output
CKE[1:0]	Clock Enables	CB[7:0]	Data check bits Input/Output
/RAS	Row Address Strobe	DQS[8:0]	Data strobes
/CAS	Column Address Strobe	/DQS[8:0]	Data strobes, negative line
/WE	Write Enable	DM[8:0]	Data Masks / Data strobes, Termination data strobes
/S[3:0]	Chip Selects	/EVENT	Reserved for optional hardware temperature sensing
A[9:0],A11, A[15:13]	Address Inputs	/RESET	Register and SDRAM control pin
A10,AP	Address Input/Autoprecharge	V <sub>DD</sub>	Power Supply
A12,/BC	Address Input/Burst chop	V <sub>SS</sub>	Ground
BA[2:0]	SDRAM Bank Address	V <sub>REFDQ</sub>	Reference Voltage for DQ
SCL	Serial Presence Detect (SPD) Clock Input	V <sub>REFCA</sub>	Reference Voltage for CA
SDA	SPD Data Input/Output	V <sub>TT</sub>	Termination voltage
SA[1:0]	SPD Address Inputs	V <sub>DDSPD</sub>	SPD Power

7. Function Block Diagram:  
 - (2GB, 1 Rank, 256Mx8 DDR3 SDRAMs)



## 8. SDRAM Absolute Maximum Ratings

Symbol	Parameter	Rating	Units	Note	
T <sub>OPER</sub>	Operation Temperature	Normal Operating Temp.	0 to 85	°C	1,2
		Extended Temp.(optional)	85 to 95	°C	1,3
T <sub>STG</sub>	Storage Temperature	-55 to 100	°C	4,5	
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pins relative to V <sub>ss</sub>	-0.4 to +1.8	V	4	
V <sub>DD</sub>	Voltage on VDD supply relative to V <sub>ss</sub>	-0.4 to +1.8	V	4,6	
V <sub>DDQ</sub>	Voltage on VDDQ supply relative to V <sub>ss</sub>	-0.4 to +1.8	V	4,6	

**Note:**

- Operating Temperature T<sub>OPER</sub> is the case surface temperature on the center / top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD51-2.
- The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 to 85 °C under all operating conditions.
- Some applications require operation of the DRAM in the Extended Temperature Range between 85 °C and 95 °C case temperature. Full specifications are supported in this range, but the following additional conditions apply:
  - Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 μs. It is also possible to specify a component with 1X refresh (tREFI to 7.8μs) in the Extended Temperature Range. Please refer to supplier data sheet and/or the DIMM SPD for option availability.
  - If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 =0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 =0b). Please refer to the supplier data sheet and/or the DIMM SPD for Auto Self-Refresh option availability, Extended Temperature Range support and tREFI requirements in the Extended Temperature Range.
- Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- V<sub>DD</sub> and V<sub>DDQ</sub> must be within 300 mV of each other at all times;and VREF must be not greater than 0.6 x V<sub>DDQ</sub>, When V<sub>DD</sub> and V<sub>DDQ</sub> are less than 500 mV; VREF may be equal to or less than 300 mV



## 9. DRAM AC & DC Operating

Symbol	Parameter	Min	Typ.	Max	Units	Notes
<b>Recommended DC Operating Conditions</b>						
<b>Recommended DC Operating Conditions - DDR3 (1.5V) operation</b>						
<b>VDD</b>	Supply Voltage	1.425	1.5	1.575	V	1,2
<b>VDDSPD</b>	Supply Voltage	3	3.3	3.6	V	
<b>VDDQ</b>	Supply Voltage	1.425	1.5	1.575	V	1,2
<b>Single Ended AC/DC Input Levels</b>						
<b>VIH (DC) DDR3</b>	DC Input High (Logic1) Voltage	VREF + 100		VDD	V	3
<b>VIL (DC) DDR3</b>	DC Input Low (Logic 0) Voltage	VSS		VREF - 100	V	3
<b>VIH (AC) DDR3</b>	AC Input High (Logic1) Voltage	VREF+ 150			V	3
<b>VIL (AC) DDR3</b>	AC Input Low (Logic 0) Voltage			VREF - 150	V	3
<b>VREFDQ (DC)</b>	Reference Voltage for DQ, DM inputs	0.49VDDQ	0.5VDDQ	0.51VDDQ	V	4,5
<b>VREFCA (DC)</b>	Reference Voltage for ADD,CMD inputs	0.49VDDQ	0.5VDDQ	0.51VDDQ	V	4,5
<b>Single Ended AC/DC Output Levels</b>						
<b>VOH (DC)</b>	DC output high measurement level (for IV curve linearity)	-	0.8 x VDDQ	-	V	
<b>VOm (DC)</b>	DC output mid measurement level (for IV curve linearity)	-	0.5 x VDDQ	-	V	
<b>VOL (DC)</b>	DC output low measurement level (for IV curve linearity)	-	0.2 x VDDQ	-	V	
<b>VOH (AC)</b>	AC output high measurement level (for output SR)	-	VTT + 0.1 x VDDQ	-	V	6
<b>VOL (AC)</b>	AC output low measurement level (for output SR)		VTT - 0.1 x VDDQ	-	V	6

Symbol	Parameter	Min	Typ.	Max	Units	Notes
<b>Differential AC/DC Input Levels</b>						
<b>VIHdiff DDR3</b>	Differential Input high	+0.2		Note 9	V	7
<b>VILdiff DDR3</b>	Differential Input logic Low	Note 9	-	-0.2	V	7

<b>VIHdiff(ac) DDR3</b>	Differential Input high ac	$2^* (V_{IH} (AC) - V_{REF})$	-	Note 9	V	8
<b>VILdiff(ac) DDR3</b>	Differential Input logic Low ac	Note 9	-	$2^* (V_{REF} - V_{IL} (AC))$	V	8
<b>Differential AC and DC Output Levels</b>						
<b>VOHdiff(AC)</b>	AC differential output high measurement level (for output SR)	-	$+ 0.2 \times V_{DDQ}$	-	V	10
<b>VOLDiff(AC)</b>	AC differential output low measurement level (for output SR)	-	$- 0.2 \times V_{DDQ}$	-	V	10
<b>Note:</b>						
<ol style="list-style-type: none"> <li>1. Under all conditions VDDQ must be less than or equal to VDD.</li> <li>2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.</li> <li>3. For DQ and DM, Vref = VrefDQ. For input only pins except RESET#, Vref = VrefCA.</li> <li>4. Recommended DC Operating Conditions - DDR3 (1.5V) operation : The ac peak noise on VRef may not allow VRef to deviate from VRef(DC) by more than +/-1% VDD (for reference: approx. +/- 15 mV); Recommended DC Operating Conditions - DDR3L (1.35V) operation: The ac peak noise on VRef may not allow VRef to deviate from VRef(DC) by more than +/-1% VDD (for reference: approx. +/- 13.5 mV)</li> <li>5. For reference: approx. VDD/2.</li> <li>6. The swing of <math>\pm 0.1 \times V_{DDQ}</math> is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of <math>40 \Omega</math> and an effective test load of <math>25 \Omega</math> to <math>V_{TT} = V_{DDQ}/2</math></li> <li>7. Used to define a differential signal slew-rate.</li> <li>8. For CK - CK# use VIH/VIL(ac) of ADD/CMD and VREFCA; for DQS - DQS#, DQSL, DQSL#, DQSU , DQSU# use VIH/VIL(ac) of DQs and VREFDQ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.</li> <li>9. These values are not defined, however the single-ended signals CK, CK#, DQS, DQS#, DQSL, DQSL#, DQSU, DQSU# need to be within the respective limits (VIH(dc) max, VIL(dc)min) for single- ended signals as well as the limitations for overshoot and undershoot.</li> <li>10. The swing of <math>\pm 0.2 \times V_{DDQ}</math> is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of <math>40 \Omega</math> and an effective test load of <math>25 \Omega</math> to <math>V_{TT} = V_{DDQ}/2</math> at each of the differential outputs.</li> </ol>						

## 10. Operating, Standby, and Refresh Currents

- 2GB ECC SODIMM (1 Rank, 256Mx8 DDR3 SDRAMs)

Symbol	Parameter/Condition		PC3-12800	Unit
I DD0	One bank; Active - Precharge		297	mA
I DD1	One bank; Active - Read - Precharge		423	mA
I DD2N	Precharge Standby Current		153	mA
IDD2NT	Precharge Standby ODT Current		162	mA
I DD2P	Precharge Power Down Current	Fast Mode	108	mA
	Precharge Power Down Current	Slow Mode	108	mA
I DD2Q	Precharge Quiet Standby Current		135	mA
I DD3N	Active Standby Current		207	mA
I DD3P	Active Power-Down Current		135	mA
I DD4R	Operating Current Burst Read		693	mA
I DD4W	Operating Current Burst Write		738	mA
I DD5B	Burst Refresh Current		1530	mA
I DD6	Self-Refresh Current: Normal Temperature Range		108	mA
I DD7	Operating Bank Interleave Read Current		1260	mA
I DD8	RESET Low Current		108	mA

## 11. Timing Parameters

Symbol	Parameter	PC3-12800		Unit
		Min.	Max.	
<b>Clock Timing</b>				
tCK (DLL-Off)	Minimum Clock Cycle Time	8	-	ns
tCK (avg)	Average Clock Period	1.5	3.3	ns
tCH (avg)	Average high pulse width	0.47	0.53	tCK (avg)
tCL (avg)	Average low pulse width	0.47	0.53	tCK (avg)
tCK (abs)	Absolute Clock Period	tCK(avg) min + tJIT(per) min	tCK(avg) max + tJIT(per) max -	Ps
tCH (abs)	Absolute high pulse width	0.43	-	tCK (avg)
tCL (abs)	Absolute low pulse width	0.43	-	tCK (avg)
JIT (per)	Clock Period Jitter	-70	70	Ps
TJIT (per, lck)	Clock Period Jitter during DLL locking period.	-60	60	Ps
JIT (CC)	Cycle to Cycle Period Jitter	140		Ps
TJIT (CC, lck)	Cycle to Cycle Period Jitter during DLL locking period.	120		Ps
TJIT (duty)		-	-	Ps
TERR (2per)	Cumulative error across 2 cycle	-103	103	Ps
TERR (3per)	Cumulative error across 3 cycle	-122	122	Ps
TERR (4per)	Cumulative error across 4 cycle	-136	136	Ps
TERR (5per)	Cumulative error across 5 cycle	-147	147	Ps
TERR (6per)	Cumulative error across 6 cycle	-155	155	Ps
TERR (7per)	Cumulative error across 7 cycle	-163	163	Ps
TERR (8per)	Cumulative error across 3 cycle	-169	169	Ps
TERR (9per)	Cumulative error across 4 cycle	-175	175	Ps
TERR (10per)	Cumulative error across 5 cycle	-180	180	Ps
TERR (11per)	Cumulative error across 6 cycle	-184	184	Ps

TERR (12per)	Cumulative error across 7 cycle	-188	188	Ps
TERR (nper)	Cumulative error across 13~50 cycle	$tERR(nper)min = (1 + 0.68ln(n)) * tJIT(per)min$ $tERR(nper)max = (1 + 0.68ln(n)) * tJIT(per)max$		Ps
<b>Data Timing</b>				
Symbol	Parameter	Min.	Max.	Unit
tDSQ	DQS, DQS# to DQ skew, per group, per access	-	100	Ps
tQH	DQ output hold time from DQS, DQS#	0.38	-	tCK(avg)
tLZ (DQ)	DQ low-impedance time from CK, CK#	-450	225	Ps
tHZ(DQ)	DQ high impedance time from CK, CK#	-	225	Ps
tDS(base) AC150	Data setup time to DQS, DQS# referenced to Vih(ac) / Vil(ac) levels	10	-	Ps
tDH(base) DC 100	Data hold time from DQS, DQS# referenced to Vih(dc) / Vil(dc) levels	45	-	Ps
<b>Data Strobe Timing</b>				
Symbol	Parameter	Min.	Max.	Unit
tRPRE	DQS,DQS# differential READ Preamble	0.9		tCK(avg)
tRPST	DQS, DQS# differential READ Postamble	0.3		tCK(avg)
tQSH	DQS, DQS# differential output high time	0.4		tCK(avg)
tQSL	DQS, DQS# differential output low time	0.4		tCK(avg)
tWPRE	DQS, DQS# differential WRITE Preamble	0.9		tCK(avg)
tWPST	DQS, DQS# differential WRITE Postamble	0.3		tCK(avg)
tDQSK	DQS, DQS# rising edge output access time from rising CK, CK#	-225	225	Ps

tLZ(DQS)	DQS and DQS# low-impedance time (Referenced from RL - 1)	-450	225	Ps
tHZ(DQS)	DQS and DQS# high-impedance time (Referenced from RL + BL/2)	-	225	Ps
tDQSL	DQS, DQS# differential input low pulse width	0.45	0.55	tCK(avg)
tDQSH	DQS, DQS# differential input high pulse width	0.45	0.55	tCK(avg)
tDQSS	DQS, DQS# rising edge to CK, CK# rising edge	-0.27	0.27	tCK(avg)
tDSS	DQS, DQS# falling edge setup time to CK, CK# rising edge	0.18	-	tCK(avg)
tDSH	DQS, DQS# falling edge hold time from CK, CK# rising edge	0.18	-	tCK(avg)
<b>Command and Address Timing</b>				
Symbol	Parameter	Min.	Max.	Unit
tDLLK	DLL locking time	512	-	nCK
tRTP	Internal READ Command to PRECHARGE Command delay	max(4nCK, 7.5ns)	-	
tWTR	Delay from start of internal write transaction to Internal read command	max(4nCK, 7.5ns)	-	
tWR	WRITE recovery time	15	-	ns
tMRD	Mode Register Set command cycle time	4	-	nCK
tMOD	Mode Register Set command update delay	max(12nCK, 15ns)	-	
tRCD	Refer to Section 1 Feature			
tRP	Refer to Section 1 Feature			
tRC	Refer to Section 1 Feature			
tCCD		4	-	nCK

tDAL (min)	Auto precharge write recovery + precharge time	WR + roundup( $t_{RP}$ / $t_{CK(avg)}$ )		nCK
tMPRR	Multi-Purpose Register Recovery Time	1	-	nCK
tRAS	ACTIVE to PRECHARGE command period	35	9 tREFI	ns
tRRD	ACTIVE to ACTIVE command period for 1KB page size	max(4nCK, 6ns)	-	
tRRD	ACTIVE to ACTIVE command period for 2KB page size	max(4nCK, 7.5ns)	-	
tFAW	Four activate window for 1KB page size	30	-	ns
tFAW	Four activate window for 2KB page size	40	-	ns
tIS (base)	Command and Address setup time to CK, CK#, referenced to Vih(ac) / Vil(ac) levels.	45		ns
tIH(base)	Command and Address hold time from CK, CK# referenced to Vih(dc) / Vil(dc) levels	170		ps
tIS(base) AC150	Command and Address setup time to CK, CK# referenced to Vih(ac) / Vil(ac) levels	120		ps
<b>Calibration Timing</b>				
<b>Symbol</b>	<b>Parameter</b>	<b>Min.</b>	<b>Max.</b>	<b>Unit</b>
tZQinit	Power-up and RESET calibration time	Max. (512nCK, 640ns)	-	nCK
tZQoper	Normal operation Full calibration time	Max. (256nCK, 320ns)	-	nCK
tZQCS	Normal operation Short calibration time	Max. (64nCK, 80ns)	-	nCK

<b>Reset Timing</b>				
<b>Symbol</b>	<b>Parameter</b>	<b>Min.</b>	<b>Max.</b>	<b>Unit</b>
tXPR	Exit Reset from CKE HIGH to a valid command	max(5nCK, tRFC(min) + 10ns)	-	
<b>Self Refresh Timings</b>				
<b>Symbol</b>	<b>Parameter</b>	<b>Min.</b>	<b>Max.</b>	<b>Unit</b>
tXS	Exit Self Refresh to commands not requiring a locked DLL	Max(5nCK), tRFC(min) + 10ns)		
tXSDLL	Exit Self Refresh to commands requiring a locked DLL.	tDLL(min)	-	nCK
tCKESR	Minimum CKE low width for Self Refresh entry to exit timing.	tCKE9min) + 1nCK	-	
tCKSRE	Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down Entry (PDE)	Max(5nCK, 10ns)	-	
tCKSRX	Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit	Max(5nCK, 10ns)	-	
<b>Power Down Timings</b>				
<b>Symbol</b>	<b>Parameter</b>	<b>Min.</b>	<b>Max.</b>	<b>Unit</b>
tXP	Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen to commands not requiring a locked DLL	max(3nCK, 6ns)	-	
tXPDLL	Exit Precharge Power Down with DLL frozen to commands requiring a locked DLL	max(10nCK, 24ns)	-	




tCKE	CKE minimum pulse width	max(3nCK, 5ns)	-	
tCPDED	Command pass disable delay	1	-	nCK
tPD	Power Down Entry to Exit Timing	tCK(min)	9*tREFI	
tACTPDEN	Timing of ACT command to Power Down entry	1	-	nCK
tPRPDEN	Timing of PRE or PREA command to Power Down entry	1	-	nCK
tRDPDEN	Timing of RD/RDA command to Power Down entry	RL+4+1	-	nCK
tWRPDEN	Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	WL + 4 + (tWR / tCK(avg))	-	nCK
tWRAPDEN	Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	WL + 4 + WR + 1	-	nCK
tWRPDEN	Timing of WR command to Power Down entry (BC4MRS)	WL + 2 + (tWR / tCK(avg))	-	nCK
tWRAPDEN	Timing of WRA command to Power Down entry (BC4MRS)	WL + 2 + WR + 1	-	nCK
tREFPDEN	Timing of REF command to Power Down entry	1	-	nCK
tMRSPDEN	Timing of MRS command to Power Down entry	tMOD(min)	-	nCK
<b>ODT Timings</b>				
<b>Symbol</b>	<b>Parameter</b>	<b>Min.</b>	<b>Max.</b>	<b>Unit</b>
ODTH4	ODT high time without write command or with write command and BC4	4	-	nCK
ODTH8	ODT high time with Write command and BL8	6	-	nCK

tAONPD	Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	2	8.5	ns
tAOFPD	Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	2	8.5	ns
tAON	RTT-turn-on	-225	225	ps
tAOF	RTT_Nom and RTT_WR turn-off time from ODTLoff reference	0.3	0.7	tCK(avg)
tADC	RTT dynamic change skew	0.3	0.7	tCK(avg)
<b>Write Leveling Timing</b>				
<b>Symbol</b>	<b>Parameter</b>	<b>Min.</b>	<b>Max.</b>	<b>Unit</b>
tWLMRD	First DQS/DQS# rising edge after write leveling mode is programmed	40	-	nCK
tWLDQSEN	DQS/DQS# delay after write leveling mode is programmed	25	-	nCK
tWLS	Write leveling setup time from rising CK, CK# crossing to rising DQS, DQS# crossing	165	-	ps
tWLH	Write leveling hold time from rising DQS, DQS# crossing to rising CK, CK# crossing	165	-	ps
tWLO	Write leveling output delay	0	7.5	ns
tWLOE	Write leveling output error	0	2	ns

**12. PACKAGE DIMENSION**

- (2GB, 1 Rank, 256Mx8 DDR3 base ECC SODIMM)



Note: All dimensions are in millimeters (mils) and should be kept within a tolerance of  $\pm 0.15$  (6), unless otherwise specified.

## 13. RoHS Declaration

宜鼎國際股份有限公司  
Innodisk Corporation

Tel: (02) 7703-3000 Fax: (02) 7703-3555 Internet: <http://www.innodisk.com/>

## RoHS 自我宣告書 (RoHS Declaration of Conformity)

**Manufacturer Product: All Innodisk EM Flash and Dram products**

- 一、宜鼎國際股份有限公司（以下稱本公司）特此保證售予貴公司之所有產品，皆符合歐盟 2011/65/EU 及 (EU) 2015/863 關於 RoHS 之規範要求。

Innodisk Corporation declares that all products sold to the company, are complied with European Union RoHS Directive (2011/65/EU) and (EU) 2015/863 requirement.

- 二、本公司同意因本保證書或與本保證書相關事宜有所爭議時，雙方宜友好協商，達成協議。

Innodisk Corporation agrees that both parties shall settle any dispute arising from or in connection with this Declaration of Conformity by friendly negotiations.

Name of hazardous substance	Limited of RoHS ppm (mg/kg)
鉛 (Pb)	< 1000 ppm
汞 (Hg)	< 1000 ppm
鎘 (Cd)	< 100 ppm
六價鉻 (Cr 6+)	< 1000 ppm
多溴聯苯 (PBBs)	< 1000 ppm
多溴二苯醚 (PBDEs)	< 1000 ppm
鄰苯二甲酸二(2-乙基己基)酯 (DEHP)	< 1000 ppm
鄰苯二甲酸丁酯苯甲酯 (BBP)	< 1000 ppm
鄰苯二甲酸二丁酯 (DBP)	< 1000 ppm
鄰苯二甲酸二異丁酯 (DIBP)	< 1000 ppm

**立保證書人 (Guarantor)**

Company name 公司名稱: Innodisk Corporation 宜鼎國際股份有限公司

Company Representative 公司代表人: Randy Chien 簡川勝

Company Representative Title 公司代表人職稱: Chairman 董事長

Date 日期: 2017 / 01 / 18



## 14. Revision Log

Rev	Date	Modification
0.1	16 <sup>th</sup> March 2016	Preliminary Edition
1.0	16 <sup>th</sup> March 2016	Official released.
1.1	26 <sup>th</sup> September 2017	Modified typo