

# Approval Sheet

Customer	
Product Number	M3CW-8GSS3CN9-D
Module speed	PC3-10600
Pin	240pin
Cl-tRCD-tRP	9-9-9
SDRAM Operating Temp	0°C~85°C
Date	27 <sup>th</sup> August 2014

The Total Solution For  
Industrial Flash Storage

## Approval by Customer

P/N:

Signature:

Date:

Sales: \_\_\_\_\_ Sr. Technical Manager: John Hsieh

Rev 1.0

## 1. Features

### Key Parameter

Industry Nomenclature	Speed Grade	Data Rate MT/s			tAA (ns)	tRCD (ns)	tRP (ns)	tRC (ns)
		CL=7	CL=9	CL=11				
PC3-10600	N	1066	1333	1333	13.5	13.5	13.5	49.5

- JEDEC Standard 240-pin Dual In-Line Memory Module
- Intend for PC3-10600 applications
- Inputs and Outputs are SSTL-15 compatible
- VDD=VDDQ= 1.5 Volt  $\pm$  0.075
- Bi-directional Differential Data Strobe
- DLL aligns DQ and DQS transition with CK transition
- SDRAMs have 8 internal banks for concurrent operation
- Normal and Dynamic On-Die Termination support.
- SDRAMs are 78-ball BGA Package
- Thermal Sensor (Optional)
- 8 bit pre-fetch
- Two different termination values (Rtt\_Nom & Rtt\_WR)
- Auto & self refresh 7.8 $\mu$ s ( $T_A \leq +85^{\circ}\text{C}$ )
- 16/10/2 Addressing (row/column/rank)-8GB
- SDRAM operating temperature range  $0^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$
- Programmable Device Operation:
  - Burst Type: Sequential or Interleave
  - Device CAS# Latency: 7,9,11
  - Burst Length: switch on-the-fly: BL=8 or BC 4
- RoHS Compliant (*Section 13*)

## 2. Environmental Requirements

iDIMM are intended for use in standard office environments that have limited capacity for heating and air conditioning.

Symbol	Parameter	Rating	Units	Notes
<b>T<sub>OPR</sub></b>	Operating Temperature (ambient)	0 to +55	°C	1
<b>T<sub>TSG</sub></b>	Storage Temperature	-50 to +100	°C	
<b>H<sub>OPR</sub></b>	Operating Humidity (relative)	10 to 90	%	
<b>H<sub>TSG</sub></b>	Storage Humidity (without condensation)	5 to 95	%	
<b>P<sub>BAR</sub></b>	Barometric Pressure (operating & storage)	105 to 69	K Pascal	1,2
1. The component maximum case temperature (Tcase) shall not exceed the value specified in the DDR DRAM component specification. 2. Up to 9850 ft.				

## 3. SDRAM Parameters by device density

RTT_Nom Setting	Parameter	4Gb	Units	
tRFC	REF command ACT or REF command time	260	ns	
tREFI	Average periodic refresh interval	0°C ≤ T <sub>CASE</sub> ≤ 85°C	7.8	μs
		85°C ≤ T <sub>CASE</sub> ≤ 95°C	3.9	μs

#### 4. Ordering Information

DDR3 UDIMM/wECC						
Part Number	Density	Speed	DIMM Organization	Number of DRAM	Number of rank	ECC
M3CW-8GSS3CN9-D	8GB	PC3-10600	1024Mx72	18	2	Y

## 5. Pin Configurations (Front side/Back side)

### X72 UDIMMw/ECC

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Front	Pin	Back
1	VREFDQ	121	Vss	31	DQ25	151	Vss	61	A2	181	A1	91	DQ41	211	Vss		
2	Vss	122	DQ4	32	Vss	152	DM3, DQS12, TDQS12	62	Vdd	182	Vdd	92	Vss	212	DM5, DQS14, TDQS14		
3	DQ0	123	DQ5	33	DQS3#	153	NC, DQS12#, TDQS12#	63	NC, CK1	183	Vdd	93	DQS5#	213	NC, DQS14#, TDQS14#		
4	DQ1	124	Vss	34	DQS3	154	Vss	64	NC, CK1#	184	CK0	94	DQS5	214	Vss		
5	Vss	125	DM0, DQS9#, TDQS9#	35	Vss	155	DQ30	65	Vdd	185	CK#0	95	Vss	215	DQ46		
6	DQS0#	126	NC, DQS9#, TDQS9#	36	DQ26	156	DQ31	66	Vdd	186	Vdd	96	DQ42	216	DQ47		
7	DQS0	127	Vss	37	DQ27	157	Vss	67	VREFCA	187	EVENT#, NC	97	DQ43	217	Vss		
8	Vss	128	DQ6	38	Vss	158	CB4,NC	68	PAR_IN,NC	188	A0	98	Vss	218	DQ52		
9	DQ2	129	DQ7	39	CB0,NC	159	CB5,NC	69	Vdd	189	Vdd	99	DQ48	219	DQ53		
10	DQ3	130	Vss	40	CB1,NC	160	Vss	70	A10/AP	190	BA1	100	DQ49	220	Vss		
11	Vss	131	DQ12	41	Vss	161	DM8, DQS17, TDQS17	71	BA0	191	Vdd	101	Vss	221	DM6, DQS15, TDQS15		
12	DQ8	132	DQ13	42	DQS8#	162	NC, DQS17#, TDQS17#	72	Vdd	192	RAS#	102	DQS6#	222	NC, DQS15#, TDQS15#		
13	DQ9	133	Vss	43	DQS8	163	Vss	73	WE#	193	S0#	103	DQS6	223	Vss		
14	Vss	134	DM1, DQS10, TDQS10	44	Vss	164	CB6,NC	74	CAS#	194	Vdd	104	Vss	224	DQ54		
15	DQS1#	135	NC, DQS10#, TDQS10#	45	CB2,NC	165	CB7,NC	75	Vdd	195	ODT0	105	DQ50	225	DQ55		
16	DQS1	136	Vss	46	CB3,NC	166	Vss	76	S1#,NC	196	A13	106	DQ51	226	Vss		
17	Vss	137	DQ14	47	Vss	167	NC	77	ODT1,NC	197	Vdd	107	Vss	227	DQ60		
18	DQ10	138	DQ15	48	VTT,NC	168	RESET#	78	Vdd	198	S3#,NC	108	DQ56	228	DQ61		
19	DQ11	139	Vss	49	VTT,NC	169	CKE1,NC	79	S2#,NC	199	Vss	109	DQ57	229	Vss		
20	Vss	140	DQ20	50	CKE0	170	Vdd	80	Vss	200	DQ36	110	Vss	230	DM7, DQS16, TDQS16		
21	DQ16	141	DQ21	51	Vdd	171	A15,NC	81	DQ32	201	DQ37	111	DQS7#	231	NC, DQS16#, TDQS16#		
22	DQ17	142	Vss	52	BA2	172	A14	82	DQ33	202	Vss	112	DQS7	232	Vss		
23	Vss	143	DM2, DQS11, TDQS11	53	ERR_Out#, NC	173	Vdd	83	Vss	203	DM4, DQS13, TDQS13	113	Vss	233	DQ62		
24	DQS2#	144	NC, DQS11#, TDQS11#	54		174	A12/BC#	84	DQS4#	204	NC, DQS13#, TDQS13#	114	DQ58	234	DQ63		
25	DQS2	145	Vss	55	A11	175	A9	85	DQS4	205	Vss	115	DQ59	235	Vss		
26	Vss	146	DQ22	56	A7	176	Vdd	86	Vss	206	DQ38	116	Vss	236	VDDSPD		
27	DQ18	147	DQ23	57	Vdd	177	A8	87	DQ34	207	DQ39	117	SA0	237	SA0		
28	DQ19	148	Vss	58	A5	178	A6	88	DQ35	208	Vss	118	SCL	238	SA1		
29	Vss	149	DQ28	59	A4	179	Vdd	89	Vss	209	DQ44	119	SA2	239	Vss		
30	DQ24	150	DQ29	60	Vdd	180	A3	90	DQ40	210	DQ45	120	VTT	240	VTT		

NC = No Connect, RFU = Reserved for Future Use


## 6. Architecture

### Pin Definition

Pin Name	Description	Pin Name	Description
A0 - A13 (A14 or A15)	SDRAM address bus	SCL	Serial Presence Detect Clock Input
BA0 - BA1 (or BA2)	SDRAM Bank Address Inputs	SDA	Serial Presence Detect Data input/output
/RAS	SDRAM row address strobe	SA0 – SA2	Serial Presence Detect Address Inputs
/CAS	SDRAM column address strobe	VDD	Power Supply
/WE	SDRAM write enable	VDDID	VDD Identification Flag
/S0 - /S1	DIMM Rank Select Lines	VDDQ	SDRAM I/O Driver power supply
CK0 – CKE1	SDRAM clock enable lines	VREFDQ	SDRAM I/O Reference supply
DQ0 – DQ63	DIMM memory data bus	VREFCA	SDRAM Command/address reference supply.
CB0 – CB7	DIMM ECC check bit	Vss	Ground
DQS0 – DQS8 /DQS0-/DQS8	SDRAM data strobes	VDDSPD	Serial EEPROM positive power supply
DM0 – DM8	SDRAM data masks	NC	Spare Pin
ODT0-ODT1	Spare Pin	/Reset	Reset enable
CK0 – CK1 /CK0 - /CK1	Differential SDRAM Clocks	Event#	Reserved for optional temperature-sensing hardware
RSVD	Reserved for future use.	VTT	SDRAM I/O termination supply.

## 7. Function Block Diagram:

- (8GB, 2 Ranks 512Mx8 DDR3 SDRAMs)



Note: Temperature sensor accuracy (max):

- $\pm 1^\circ\text{C}$  +75°C to +95°C
- $\pm 2^\circ\text{C}$  +40°C to +125°C
- $\pm 3^\circ\text{C}$  -40°C to +125°C

Rev 1.0

August 2013

2008©InnoDisk Corp. All rights reserved  
InnoDisk Corp. reserves the right to change the Products and Specification without notices.

## 8. SDRAM Absolute Maximum Ratings

Symbol	Parameter		Rating	Units	Note
<b>T<sub>OPER</sub></b>	Operation Temperature	Normal Operating Temp.	0 to 85	°C	1,2
		Extended Temp.(optional)	85 to 95	°C	1,3
<b>T<sub>STG</sub></b>	Storage Temperature		-55 to 100	°C	4,5
<b>V<sub>IN</sub>, V<sub>OUT</sub></b>	Voltage on any pins relative to Vss		-0.4 to +1.975	V	4
<b>V<sub>DD</sub></b>	Voltage on VDD supply relative to Vss		-0.4 to +1.975	V	4,6
<b>V<sub>DDQ</sub></b>	Voltage on VDDQ supply relative to Vss		-0.4 to +1.975	V	4,6

**Note:**

1. Operating Temperature T<sub>OPER</sub> is the case surface temperature on the center / top side of the DRAM.

For measurement conditions, please refer to the JEDEC document JESD51-2.

2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 to 85 °C under all operating conditions.

3. Some applications require operation of the DRAM in the Extended Temperature Range between 85 °C and 95 °C case temperature. Full specifications are supported in this range, but the following additional conditions apply:

a) Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 µs. It is also possible to specify a component with 1X refresh (tREFI to 7.8µs) in the Extended Temperature Range. Please refer to supplier data sheet and/or the DIMM SPD for option availability.

b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 =0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 =0b). Please refer to the supplier data sheet and/or the DIMM SPD for Auto Self-Refresh option availability, Extended Temperature Range support and tREFI requirements in the Extended Temperature Range.

4. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

5. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

6. VDD and VDDQ must be within 300 mV of each other at all times;and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREF may be equal to or less than 300 mV

## 9. DRAM AC & DC Operating

Symbol	Parameter	Min	Typ.	Max	Units	Notes
<b>Recommended DC Operating Conditions</b>						
V <sub>DD</sub>	Supply Voltage	1.425	1.5	1.575	V	1,2
V <sub>DDQ</sub>	Supply Voltage	1.425	1.5	1.575	V	1,2
<b>Single Ended AC/DC Input Levels</b>						
V <sub>IH(DC)</sub>	DC Input High (Logic1) Voltage	V <sub>REF</sub> + 0.1	-	V <sub>DD</sub>	V	3
V <sub>IL(DC)</sub>	DC Input Low (Logic 0) Voltage	V <sub>SS</sub>	-	V <sub>REF</sub> - 0.1	V	3
V <sub>IH(AC)</sub>	AC Input High (Logic1) Voltage	V <sub>REF</sub> + 0.175	-	-	V	3
V <sub>IL(AC)</sub>	AC Input Low (Logic 0) Voltage	-	-	V <sub>REF</sub> - 0.175	V	3
V <sub>REFDQ(DC)</sub>	Reference Voltage for DQ, DM inputs	0.49V <sub>DDQ</sub>	0.5V <sub>DDQ</sub>	0.51V <sub>DDQ</sub>	V	4,5
V <sub>REFCA(DC)</sub>	Reference Voltage for ADD,CMD inputs	0.49V <sub>DDQ</sub>	0.5V <sub>DDQ</sub>	0.51V <sub>DDQ</sub>	V	4,5
<b>Single Ended AC/DC output Levels</b>						
V <sub>OH(DC)</sub>	DC output high measurement level (for IV curve linearity)	-	0.8 x V <sub>DDQ</sub>	-	V	
V <sub>OM(DC)</sub>	DC output mid measurement level (for IV curve linearity)	-	0.5 x V <sub>DDQ</sub>	-	V	
V <sub>OL(DC)</sub>	DC output low measurement level (for IV curve linearity)	-	0.2 x V <sub>DDQ</sub>	-	V	
V <sub>OH(AC)</sub>	AC output high measurement level (for output SR)	-	V <sub>TT</sub> + 0.1 x V <sub>DDQ</sub>	-	V	6
V <sub>OL(AC)</sub>	AC output low measurement level (for output SR)		V <sub>TT</sub> - 0.1 x V <sub>DDQ</sub>	-	V	6

Symbol	Parameter	Min	Typ.	Max	Units	Notes
<b>Differential AC/DC Input Levels</b>						
<b>VIHdiff</b>	Differential Input high	+0.2	-	Note 9	V	7
<b>VILdiff</b>	Differential Input logic Low	Note 9	-	-0.2	V	7
<b>VIHdiff(ac)</b>	Differential Input high ac	$2^* (VIH(AC) - VREF)$	-	Note 9	V	8
<b>VILdiff(ac)</b>	Differential Input logic Low ac	Note 9	-	$2^* (VREF - VIL(AC))$	V	8
<b>Differential AC and DC Output Levels</b>						
<b>VOHdiff(AC)</b>	AC differential output high measurement level (for output SR)	-	$+ 0.2 \times VDDQ$	-	V	10
<b>VOLdiff(AC)</b>	AC differential output low measurement level (for output SR)	-	$- 0.2 \times VDDQ$	-	V	10
<b>Note:</b>						
1.	Under all conditions VDDQ must be less than or equal to VDD.					
2.	VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.					
3.	For DQ and DM, Vref = VrefDQ. For input only pins except RESET#, Vref = VrefCA.					
4.	The ac peak noise on VRef may not allow VRef to deviate from VRef(DC) by more than +/-1% VDD (for reference: approx. +/- 15 mV).					
5.	For reference: approx. VDD/2 +/- 15 mV.					
6.	The swing of $\pm 0.1 \times VDDQ$ is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40 $\Omega$ and an effective test load of 25 $\Omega$ to VTT = VDDQ/2					
7.	Used to define a differential signal slew-rate.					
8.	For CK - CK# use VIH/VIL(ac) of ADD/CMD and VREFCA; for DQS - DQS#, DQL, DQL#, DQSU , DQSU# use VIH/VIL(ac) of DQs and VREFDQ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.					
9.	These values are not defined, however the single-ended signals CK, CK#, DQS, DQS#, DQL, DQL#, DQSU, DQSU# need to be within the respective limits (VIH(dc) max, VIL(dc)min) for single- ended signals as well as the limitations for overshoot and undershoot.					
10.	The swing of $\pm 0.2 \times VDDQ$ is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40 $\Omega$ and an effective test load of 25 $\Omega$ to VTT = VDDQ/2 at each of the differential outputs.					

## 10. Operating, Standby, and Refresh Currents

- 8GB UDIMMw/ECC (2 Rank, 512Mx8 DDR3 SDRAMs  $T_{CASE} = 0^{\circ}\text{C} \sim 70^{\circ}\text{C}$ )

Symbol	Parameter/Condition		PC3-10600	Unit
I DD0	One bank; Active - Precharge		840	mA
I DD1	One bank; Active - Read - Precharge		940	mA
I DD2N	Precharge Standby Current		595	mA
I DD2P	Precharge Power Down Current	Fast Mode	435	mA
	Precharge Power Down Current	Slow Mode	395	mA
I DD2Q	Pecharge Quiet Standby Current		595	mA
I DD3N	Active Standby Current		695	mA
I DD3P	Active Power-Down Current		495	mA
I DD4R	Operating Current Burst Read		1470	mA
I DD4W	Operating Current Burst Write		1635	mA
I DD5B	Burst Refresh Current		1780	mA
I DD6	Self-Refresh Current: Normal Temperature Range		395	mA
I DD7	Operating Bank Interleave Read Current		3]2138	mA
I DD8	Low Current Standby		255	mA

## 11. Timing Parameters

( $T_{CASE} = 0^{\circ}\text{C} \sim 70^{\circ}\text{C}$ ;  $V_{DDQ} = V_{DD}$ , See AC Characteristics)

Symbol	Parameter	PC3-10600		Unit
		Min.	Max.	
<b>Clock Timing</b>				
tCK (DLL-Off)	Minimum Clock Cycle Time	8	-	ns
tCK (avg)	Average Clock Period	1.5	3.3	ns
tCH (avg)	Average high pulse width	0.47	0.53	tCK (avg)
tCL (avg)	Average low pulse width	0.47	0.53	tCK (avg)
tCK (abs)	Absolute Clock Period	tCK(avg) min + tJIT(per) min	tCK(avg) max + tJIT(per) max -	Ps
tCH (abs)	Absolute high pulse width	0.43	-	tCK (avg)
tCL (abs)	Absolute low pulse width	0.43	-	tCK (avg)
JIT (per)	Clock Period Jitter	-80	80	Ps
TJIT (per, lck)	Clock Period Jitter during DLL locking period.	-70	70	Ps
JIT (CC)	Cycle to Cycle Period Jitter	160		Ps
TJIT (CC, lck)	Cycle to Cycle Period Jitter during DLL locking period.	140		Ps
TJIT (duty)		-	-	Ps
TERR (2per)	Cumulative error across 2 cycle	-118	118	Ps
TERR (3per)	Cumulative error across 3 cycle	-140	140	Ps
TERR (4per)	Cumulative error across 4 cycle	-155	155	Ps
TERR (5per)	Cumulative error across 5 cycle	-168	168	Ps
TERR (6per)	Cumulative error across 6 cycle	-177	177	Ps
TERR (7per)	Cumulative error across 7 cycle	-186	186	Ps
TERR (8per)	Cumulative error across 8 cycle	-193	193	Ps
TERR (9per)	Cumulative error across 9 cycle	-200	200	Ps
TERR (10per)	Cumulative error across 10 cycle	-205	205	Ps

TERR (11per)	Cumulative error across 6 cycle	-210	210	Ps
TERR (12per)	Cumulative error across 7 cycle	-215	215	Ps
TERR (nper)	Cumulative error across 13~50 cycle	$t_{ERR}(nper)min = (1 + 0.68\ln(n)) *$ $t_{JIT}(per)min$ $t_{ERR}(nper)max = (1 + 0.68\ln(n)) *$ $t_{JIT}(per)max$		Ps
<b>Data Timing</b>				
Symbol	Parameter	Min.	Max.	Unit
tDSQ	DQS, DQS# to DQ skew, per group, per access	-	125	Ps
tQH	DQ output hold time from DQS, DQS#	0.38	-	tCK(avg)
tLZ (DQ)	DQ low-impedance time from CK, CK#	-500	250	Ps
tHZ(DQ)	DQ high impedance time from CK, CK#	-	250	Ps
tDS(base) AC150	Data setup time to DQS, DQS# referenced to Vih(ac) / Vil(ac) levels	30	-	Ps
tDH(base) DC 100	Data hold time from DQS, DQS# referenced to Vih(dc) / Vil(dc) levels	65	-	Ps
<b>Data Strobe Timing</b>				
Symbol	Parameter	Min.	Max.	Unit
tRPRE	DQS,DQS# differential READ Preamble	0.9		tCK(avg)
tRPST	DQS, DQS# differential READ Postamble	0.3		tCK(avg)
tQSH	DQS, DQS# differential output high time	0.4		tCK(avg)
tQSL	DQS, DQS# differential output low time	0.4		tCK(avg)
tWPRE	DQS, DQS# differential WRITE Preamble	0.9		tCK(avg)
tWPST	DQS, DQS# differential WRITE Postamble	0.3		tCK(avg)
tDQSCK	DQS, DQS# rising edge output access time from rising CK, CK#	-225	225	Ps

tLZ(DQS)	DQS and DQS# low-impedance time (Referenced from RL - 1)	-450	225	Ps
tHZ(DQS)	DQS and DQS# high-impedance time (Referenced from RL + BL/2)	-	225	Ps
tDQSL	DQS, DQS# differential input low pulse width	0.4	0.6	tCK(avg)
tDQSH	DQS, DQS# differential input high pulse width	0.4	0.6	tCK(avg)
tDQSS	DQS, DQS# rising edge to CK, CK# rising edge	-0.25	0.25	tCK(avg)
tDSS	DQS, DQS# falling edge setup time to CK, CK# rising edge	0.2	-	tCK(avg)
tDSH	DQS, DQS# falling edge hold time from CK, CK# rising edge	0.2	-	tCK(avg)
<b>Command and Address Timing</b>				
Symbol	Parameter	Min.	Max.	Unit
tDLLK	DLL locking time	512	-	nCK
tRTP	Internal READ Command to PRECHARGE Command delay	max(4nC K, 7.5ns)	-	
tWTR	Delay from start of internal write transaction to Internal read command	max(4nC K, 7.5ns)	-	
tWR	WRITE recovery time	15	-	ns
tMRD	Mode Register Set command cycle time	4	-	nCK
tMOD	Mode Register Set command update delay	max(12n CK, 15ns)	-	
tRCD	Refer to Section 1 Feature			
tRP	Refer to Section 1 Feature			
tRC	Refer to Section 1 Feature			
tCCD		4	-	nCK

tDAL (min)	Auto precharge write recovery + precharge time	WR + roundup(tRP / tCK(avg))	nCK	
tMPRR	Multi-Purpose Register Recovery Time	1	-	nCK
tRAS	ACTIVE to PRECHARGE command period	36	9 tREFI	ns
tRRD	ACTIVE to ACTIVE command period for 1KB page size	max(4nC K, 6ns)	-	
tRRD	ACTIVE to ACTIVE command period for 2KB page size	max(4nC K, 7.5ns)	-	
tFAW	Four activate window for 1KB page size	30	-	ns
tFAW	Four activate window for 2KB page size	45	-	ns
tIS (base)	Command and Address setup time to CK, CK#, referenced to Vih(ac) / Vil(ac) levels.	65		ns
tIH(base)	Command and Address hold time from CK, CK# referenced to Vih(dc) / Vil(dc) levels	140		ps
tIS(base) AC150	Command and Address setup time to CK, CK# referenced to Vih(ac) / Vil(ac) levels	65+125		ps
<b>Calibration Timing</b>				
Symbol	Parameter	Min.	Max.	Unit
tZQinit	Power-up and RESET calibration time	512	-	nCK
tZQoper	Normal operation Full calibration time	256	-	nCK
tZQCS	Normal operation Short calibration time	64	-	nCK
<b>Reset Timing</b>				
Symbol	Parameter	Min.	Max.	Unit
tXPR	Exit Reset from CKE HIGH to a valid command	max(5nC K, tRFC(min) +10ns)	-	
<b>Self Refresh Timings</b>				


Symbol	Parameter	Min.	Max.	Unit
t <sub>XS</sub>	Exit Self Refresh to commands not requiring a locked DLL	Max(5nCK), tRFC(min) +10ns)		
t <sub>XSDLL</sub>	Exit Self Refresh to commands requiring a locked DLL.	tDLL(min)	-	nCK
t <sub>CKESSR</sub>	Minimum CKE low width for Self Refresh entry to exit timing.	tCKE9min) +1nCK	-	
t <sub>CKSRE</sub>	Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down Entry (PDE)	Max(5nCK ,10ns)	-	
t <sub>CKSRX</sub>	Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit	Max(5nCK ,10ns)	-	
<b>Power Down Timings</b>				
Symbol	Parameter	Min.	Max.	Unit
t <sub>XP</sub>	Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen to commands not requiring a locked DLL	max(3nC K, 6ns)	-	
t <sub>XPDLL</sub>	Exit Precharge Power Down with DLL frozen to commands requiring a locked DLL	max(10n CK, 24ns)	-	
t <sub>CKE</sub>	CKE minimum pulse width	max(3nC K,5.625ns)	-	
t <sub>CPDED</sub>	Command pass disable delay	1	-	nCK
t <sub>PD</sub>	Power Down Entry to Exit Timing	tCK(min)	9*tREFI	
t <sub>ACTPDEN</sub>	Timing of ACT command to Power Down entry	1	-	nCK
t <sub>PRPDEN</sub>	Timing of PRE or PREA command to Power Down entry	1	-	nCK

tRDPDEN	Timing of RD/RDA command to Power Down entry	RL+4+1	-	nCK
tWRPDEN	Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	WL + 4 + (tWR / tCK(avg) )	-	nCK
tWRAPDEN	Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	WL + 4 + WR + 1	-	nCK
tWRPDEN	Timing of WR command to Power Down entry (BC4MRS)	WL + 2 + (tWR / tCK(avg) )	-	nCK
tWRAPDEN	Timing of WRA command to Power Down entry (BC4MRS)	WL + 2 + WR + 1	-	nCK
tREFPDEN	Timing of REF command to Power Down entry	1	-	nCK
tMRSPDEN	Timing of MRS command to Power Down entry	tMOD(mi n)	-	nCK
<b>ODT Timings</b>				
Symbol	Parameter	Min.	Max.	Unit
ODTH4	ODT high time without write command or with write command and BC4	4	-	nCK
ODTH8	ODT high time with Write command and BL8	6	-	nCK
tAONPD	Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	1	9	ns
tAOFPD	Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	1	9	ns
tAON	RTT-turn-on	-250	250	ps
tAOF	RTT_Nom and RTT_WR turn-off time from ODTLooff reference	0.3	0.7	tCK(avg)
tADC	RTT dynamic change skew	0.30.7		tCK(avg)

White Leveling Timing				
Symbol	Parameter	Min.	Max.	Unit
tWLMRD	First DQS/DQS# rising edge after write leveling mode is programmed	40	-	nCK
tWLQSEN	DQS/DQS# delay after write leveling mode is programmed	25	-	nCK
tWLS	Write leveling setup time from rising CK, CK# crossing to rising DQS, DQS# crossing	195	-	ps
tWLH	Write leveling hold time from rising DQS, DQS# crossing to rising CK, CK# crossing	195	-	ps
tWLO	Write leveling output delay	0	9	ns
tWLOE	Write leveling output error	0	2	ns

## 12. PACKAGE DIMENSION

- (8GB, 2 Ranks 512Mx8 DDR3 base UDIMMw/ECC)



Note: All dimensions are in millimeters (mils) and should be kept within a tolerance of  $\pm 0.15$  (6), unless otherwise specified.

### 13. RoHS Declaration

innodisk

#### Declaration of Conformity

We, InnoDisk Co., Ltd, here declare the product M3CW-8GSS3CN9/-X complies with the requirement of RoHS directives 2011/65/EU and 2006/12/EC.

Innodisk ensures the above product meets RoHS requirements of six restricted substances. This declaration is based on vendor supplied analysis/MSDS, material certifications, and/or 3<sup>rd</sup> party test reports of the component/ raw materials used in the manufacture of products.

Name of hazardous substance	Limited of RoHS ppm (mg/kg)
Cd	< 100 ppm
Pb	< 1000 ppm
Hg	< 1000 ppm
Chromium VI (Cr+6)	< 1000 ppm
Polybromodiphenyl ether (PBDE)	< 1000 ppm
Polybrominated Biphenyls (PBB)	< 1000 ppm
Perfluorooctane Sulfonate (PFOS)	Not Contained

Date issued: 2014/01/22

Manufacturer: : InnoDisk Co., Ltd.  
Address : 9F, No. 100, Sec.1 Xintai 5<sup>th</sup> Rd.,  
Xizhi City, Taipei 221, Taiwan

Authorized Signature :

QA Dept. Director - Ryan Tsai

2008©InnoDisk Corp. All rights reserved

InnoDisk Corp. reserves the right to change the Products and Specification without notices.

## Revision Log

Rev	Date	Modification
0.1	27 <sup>th</sup> August 2014	Preliminary Edition
1.0	27 <sup>th</sup> August 2014	Official released.