

Approval Sheet

Customer	
Product Number	M3MW-4GSSOL0C-E
Module speed	PC3-12800
Pin	244 pin
CI-tRCD-tRP	11-11-11
SDRAM Operating Temp	0℃~85℃
Date	21 st January 2016

Approval	by	Customer

P/N:

Signature:

Date:

Sales: Sr. Technical Manager: John Hsieh

Rev 1.0

e Total Solution For Industrial Flash Storage



1. Features

Key Parameter

Industry	Speed	Da	ta Rate MT/	S	tAA	tRCD	tRP
Nomenclature	Grade	CL=7	CL=9	CL=11	(ns)	(ns)	(ns)
PC3-12800	Р	1066	1333	1600	13.125	13.125	13.125

- JEDEC Standard 244-pin Dual In-Line Memory Module
- Intend for PC3-12800 applications
- Inputs and Outputs are SSTL-15 compatible
- VDD=VDDQ= 1.35 Volt (-0.067/+0.1V), 1.5 Volt (± 0.075)
- Bi-directional Differential Data Strobe
- DLL aligns DQ and DQS transition with CK transition
- SDRAMs have 8 internal banks for concurrent operation
- Normal and Dynamic On-Die Termination support.
- SDRAMs are 78-ball BGA Package
- Ultra Low-profile PCB design

- 8 bit pre-fetch
- Two different termination values (Rtt_Nom & Rtt_WR)
- Auto & self refresh 7.8 μ s (TA \leq +85°C)
- •16/10/1 Addressing (row/column/rank)-4GB
- SDRAM operating temperature range
- $0^{\circ}C \leq TA \leq +85^{\circ}C$
- Programmable Device Operation:
 - Burst Type: Sequential or Interleave
 - Device CAS# Latency: 7,9,11
 - Burst Length: switch on-the-fly: BL=8 or BC 4
- ECC Function
- RoHS Compliant (Section 13)



2. Environmental Requirements

iDIMM are intended for use in standard office environments that have limited capacity for heating and air conditioning.

Symbol	Parameter	Rating	Units	Notes
Topr	Operating Temperature (ambient)	0 to +65	°C	1
Тѕтс	Storage Temperature	-50 to +100	°C	
Hopr	Operating Humidity (relative)	10 to 90	%	
Нѕтс	Storage Humidity (without condensation)	5 to 95	%	
PBAR	Barometric Pressure (operating & storage)	105 to 69	K Pascal	1,2

^{1.} The component maximum case temperature (Tcase) shall not exceed the value specified in the DDR DRAM component specification.

3. SDRAM Parameters by device density

RTT_Nom Setting	Paran	4Gb	Units	
tRFC	REF command ACT or REF	260	ns	
*DEEL	Average periodic refresh	0°C≦ Tcase≤ 85°C	7.8	μs
tREFI	interval	85°C≦ Tcase≦ 95°C	3.9	μs

^{2.} Up to 9850 ft.



4. Ordering Information

ULP DDR3 ECC Mini-DIMM									
Part Number	Doneity	Speed	DIMM	Number of	Number of	ECC			
Fait Number	Density	Speed	Organization	DRAM	rank	ECC			
M3MW-4GSSOL0C-E	4GB	PC3-12800	512Mx72	9	1	Y			



5. Pin Configurations (Front side/Back side)

X72 Mini-DIMM

1	Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
2 Vest	1	Vπ	41	CB1	82	Vss	123	Vπ	163	Vss	204	DQ36
3			42		83		124		164		205	
4 DQQ					l .							
5	4		44		85		126		166		207	
6 Vss 46 CB2 87 DQS4 128 DM0 or TDQS9** 168 CB7 299 Vss Vss 170 DQ38 188 DQ34 130 DQ50 141 DQ39 Vss 149 DQ39 DQ35 131 DQ6 171 DQ7 DQ39 DQ41 DQ2 DQ40 DQ35 DQ41 DQ44 DQ45 DQ44 DQ45 DQ44 DQ45 DQ46 DQ45 DQ46 DQ45 DQ46 DQ46 DQ45 DQ46 DQ46	5		45		86		127		167		208	
8	6	Vss	46	CB2	87	DQS4	128	DM0 or TDQS9 **	168	CB7	209	
9	7	/DQS0	47	CB3	88	Vss	129	NC * or /TDQS9 **	169	Vss	210	DQ38
10	8	DQS0	48	Vss	89	DQ34	130	Vss	170	NC *	211	DQ39
11	9	Vss	49	NC *	90	DQ35	131	DQ6	171	NC *	212	Vss
12	10	DQ2	50	/Reset	91	Vss	132	DQ7	172	NC * or CKE1 **	213	DQ44
13	11	DQ3	51	CKE0	92	DQ40	133	Vss	173	VDD	214	DQ45
14	12	Vss	52	VDD	93	DQ41	134	DQ12	174	A15	215	Vss
15	13	DQ8	53	BA2	94	Vss	135	DQ13	175	A14	216	DM5 or TDQS14**
16		DQ9		NC* or Err_Out **			136	Vss	176	VDD		NC *or /TDQS14**
17	15	Vss	55	VDD	96	DQS5	137	DM1 or TDQS10 **	177	A12	218	Vss
18	16	/DQS1	56	A11	97	Vss	138	NC *or /TDQS10 **	178	A9	219	DQ46
19	17						139					
20					l .							
21												
22					l .							
23												
24					l .							
25					l .							
26					l .							
27 Vss 67 VREFCA 108 DQ51 149 DQ22 189 Vpp 230 Vss 28 DQ18 68 Vpp 199 Vss 150 DQ23 190 IEVENT 231 DQ60 29 DQ19 69 NC * or Par_in ** 110 DQ56 151 Vss 191 A0 232 DQ61 30 Vss 70 Vpp 111 DQ57 152 DQ28 192 Vpp 233 Vss 31 DQ24 71 A10 112 Vss 153 DQ29 193 BA1 234 DM7 or TDQS16 ** 32 DQ25 72 BA0 113 /DQS7 154 Vss 194 Vpp 235 NC * or /TDQS16 *** 33 Vss 73 Vpp 114 DQS7 155 DM3 or TDQS12 *** 195 /RAS 236 Vsc NC * or /TDQS16 *** 34 /DQ												
28					l .							
29 DQ19 69 NC * or Par_in ** 110 DQ56 151 Vss 191 A0 232 DQ61 30 Vss 70 Vbo 111 DQ57 152 DQ28 192 Vbo 233 Vss 31 DQ24 71 A10 112 Vss 153 DQ29 193 BA1 224 DM7 or TDQS16 ** 32 DQ25 72 BA0 113 //DQS7 154 Vss 194 Vpo 235 NC * or TDQS16 ** 33 Vss 73 Vpo 114 DQS7 154 Vss 194 Vpo 235 NC * or (TDQS16 ** 34 //DQS3 74 //WE 115 Vss 156 NC * or /TDQS12 ** 195 //RAS 236 Vss 35 DQS3 75 //CAS 116 DQ58 157 Vss 196 //CS0 237 DQ62 36 Vss 76<												
30												
31												
32 DQ25 72 BA0 113 /DQS7 154 Vss 194 Vpo 235 NC *or /TDQS16 ** 33 Vss 73 Vpo 114 DQS7 155 DM3 or TDQS12 ** 195 /RAS 236 Vss 34 /DQS3 74 /WE 115 Vss 156 NC *or /TDQS12 ** 196 /CS0 237 DQ62 35 DQS3 75 /CAS 116 DQ58 157 Vss 197 Vpo 238 DQ63 36 Vss 76 Vpo 117 DQ59 158 DQ30 198 ODT0 239 Vss 37 DQ26 77 NC *or /CS1 ** 118 Vss 159 DQ31 199 A13 240 Vposepo 38 DQ27 78 NC *or ODT1 ** 119 SA0 160 Vss 200 Vpo 241 SA1 39 Vss 79 Vpo 120 SCL 161 CB4 201 NC * 242 SDA 40 CB0 80 NC * 121 SA2 162 CB5 202 NC * 243 Vss * NC = No Connect ** 2 Ranks MiniDIMM use. ***					l .							
33					l .							
34												
35					l .							
36												
37 DQ26 77 NC * or /CS1 ** 118 Vss 159 DQ31 199 A13 240 Voosep 38 DQ27 78 NC * or /CS1 ** 119 SA0 160 Vss 200 Vc0 241 SA1 39 Vss 79 Vc0 120 SCL 161 CB4 201 NC * 242 SDA 40 CB0 80 NC * 121 SA2 162 CB5 202 NC * 243 Vss Vs NC * NC * 122 VTT					l .							
38 DQ27 78 NC * OCONNECT ** 128 NC * OCONNECT ** 2 Ranks MiniDIMM use.					l .							
39 Vss 79 VpD 120 SCL 161 CB4 201 NC * 242 SDA 40 CB0 80 NC * 121 SA2 162 CB5 202 NC * 243 Vss Vπ					l .							
40 CB0 80 NC * 121 SA2 162 CB5 202 NC * 243 Vss * NC = No Connect ** 2 Ranks MiniDIMM use.												
81 NC * 122 Vπ ' ' 203 Vss 244 Vπ * NC = No Connect ** 2 Ranks MiniDIMM use.					l .							
* NC = No Connect ** 2 Ranks MiniDIMM use.		-200			l .							
** 2 Ranks MiniDIMM use.	* No	C = No Connect										1.77
*** Pin might conneceted to NC ball or DRAMs (depanding on density); alternatively may connect to termination resistor	** 2	Ranks MiniDIMM use.										
	*** Pii	n might conneceted to NO	C ball or D	RAMs (depanding on dens	ity); alte	matively may connect to te	erminatio	on resistor				



6. Architecture


Pin Definition

Pin Name	Description	Pin Name	Description
A0 - A13 (A14 or A15)	SDRAM address bus	SCL	Serial Presence Detect Clock Input
BA0 - BA1 (or BA2)	SDRAM Bank Address Inputs	SDA	Serial Presence Detect Data input/output
/RAS	SDRAM row address strobe	SA0 – SA2	Serial Presence Detect Address Inputs
/CAS	SDRAM column address strobe	Vdd	Power Supply
WE	SDRAM write enable	VDDID	VDD Identification Flag
/CS0 - /CS1	DIMM Rank Select Lines	VDDQ	SDRAM I/O Driver power supply
CK0 – CKE1	SDRAM clock enable lines	VREFDQ	SDRAM I/O Reference supply
DQ0 – DQ63	DIMM memory data bus	Vrefca	SDRAM Command/address reference supply.
CB0 – CB7	DIMM ECC check bit	Vss	Ground
DQS0 - DQS8 /DQS0-/DQS8	SDRAM data strobes	VDDSPD	Serial EEPROM positive power supply
DM0 – DM8	SDRAM data masks	NC	Spare Pin
ODT0-ODT1	Spare Pin	/Reset	Reset enable
CK0 – CK1 /CK0 - /CK1	Differential SDRAM Clocks	Event#	Reserved for optional temperature-sensing hardware
RSVD	Reserved for future use.	Vтт	SDRAM I/O termination supply.



7. Function Block Diagram:

- (4GB, 1 Rank, 512Mx8 DDR3 SDRAMs)





8. SDRAM Absolute Maximum Ratings

Symbol	Pa	arameter	Rating	Units	Note
_	Operation Temperature	Normal Operating Temp.	0 to 85	°C	1,2
T _{OPER}	Operation Temperature	Extended Temp.(optional)	85 to 95	°C	1,3
T _{STG}	Storage Temperature		-55 to 100	°C	4,5
V _{IN,} V _{OUT}	Voltage on any pins rela	tive to Vss	-0.4 to +1.975	V	4
V _{DD}	Voltage on VDD supply	relative to Vss	-0.4 to +1.975	V	4,6
V _{DDQ}	Voltage on VDDQ suppl	y relative to Vss	-0.4 to +1.975	V	4,6

Note:

1. Operating Temperature TOPER is the case surface temperature on the center / top side of the DRAM.

For measurement conditions, please refer to the JEDEC document JESD51-2.

- 2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 to 85 °C under all operating conditions.
- 3. Some applications require operation of the DRAM in the Extended Temperature Range between 85 °C and 95 °C case temperature. Full specifications are supported in this range, but the following additional conditions apply:
 - a) Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 μs. It is also possible to specify a component with 1X refresh (tREFI to 7.8μs) in the Extended Temperature Range. Please refer to supplier data sheet and/or the DIMM SPD for option availability.
 - b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 =0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 =0b). Please refer to the supplier data sheet and/or the DIMM SPD for Auto Self-Refresh option availability, Extended Temperature Range support and tREFI requirements in the Extended Temperature Range.
- 4. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 5. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 6. VDD and VDDQ must be within 300 mV of each other at all times; and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREF may be equal to or less than 300 mV



9. DRAM AC & DC Operating

Symbol	Parameter	Min	Тур.	Мах	Units	Notes							
	Recommended DC Operating Conditions												
VDD	Supply Voltage	1.283	1.35	1.45	V	1,2							
VDDQ	Supply Voltage	1.283	1.35	1.45	V	1,2							
	Single Ended AC/I	DC Input Le	evels										
VIH (DC)	DC Input High (Logic1) Voltage	VREF + 0.1	-	VDD	V	3							
VIL (DC)	DC Input Low (Logic 0) Voltage	Vss	-	VREF - 0.1	V	3							
VIH (AC)	AC Input High (Logic1) Voltage	VREF+ 0.175	-	-	V	3							
VIL (AC)	AC Input Low (Logic 0) Voltage	-	-	VREF - 0.175	V	3							
VREFDQ (DC)	Reference Voltage for DQ, DM inputs	0.49VddQ	0.5VDDQ	0.51VDDQ	V	4,5							
VREFCA (DC)	Reference Voltage for ADD,CMD inputs	0.49VddQ	0.5VDDQ	0.51VDDQ	V	4,5							
	Single Ended AC/D	C output L	evels										
Vон (DC)	DC output high measurement level (for IV curve linearity)	-	0.8 x VDDQ	-	V								
Vом (DC)	DC output mid measurement level (for IV curve linearity)	-	0.5 x VDDQ	-	V								
Vol (DC)	DC output low measurement level (for IV curve linearity)	-	0.2 x VDDQ	-	V								
Vон (AC)	AC output high measurement level (for output SR)	-	VTT + 0.1 x VDDQ	-	V	6							
Vol (AC)	AC output low measurement level (for output SR)		VTT - 0.1 x VDDQ	-	V	6							



Symbol	Parameter	Min	Тур.	Max	Units	Notes					
Differential AC/DC Input Levels											
VIHdiff	Differential Input high	+0.2	-	Note 9	V	7					
VILdiff	Differential Input logic Low	Note 9	-	-0.2	V	7					
VIHdiff(ac)	Differential Input high ac	2* (VIH (AC)- VREF)	-	Note 9	V	8					
VILdiff(ac)	Differential Input logic Low ac	Note 9	-	2* (VREF- VIL (AC))	٧	8					
	Differential AC and I	DC Output	Levels								
VOHdiff(AC)	AC differential output high measurement level (for output SR)	-	+ 0.2 x VDDQ	-	V	10					
VOLdiff(AC)	AC differential output low measurement level (for output SR)	-	- 0.2 x VDDQ	-	V	10					

Note:

- 1. Under all conditions VDDQ must be less than or equal to VDD.
- VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.
- 3. For DQ and DM, Vref = VrefDQ. For input ony pins except RESET#, Vref = VrefCA.
- The ac peak noise on VRef may not allow VRef to deviate from VRef(DC) by more than +/-1% VDD (for reference: approx. +/- 15 mV).
- For reference: approx. VDD/2 +/- 15 mV.
- 6. The swing of ± 0.1 x VDDQ is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to VTT = VDDQ/2
- 7. Used to define a differential signal slew-rate.
- 8. For CK CK# use VIH/VIL(ac) of ADD/CMD and VREFCA; for DQS DQS#, DQSL#, DQSL#, DQSU# use VIH/VIL(ac) of DQs and VREFDQ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.
- 9. These values are not defined, however the single-ended signals CK, CK#, DQS, DQS#, DQSL#, DQSL#, DQSU, DQSU# need to be within the respective limits (VIH(dc) max, VIL(dc)min) for single- ended signals as well as the limitations for overshoot and undershoot.
- 10. The swing of \pm 0.2 × VDDQ is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to VTT = VDDQ/2 at each of the differential outputs.



10. Operating, Standby, and Refresh Currents


- 4GB ECC Mini-DIMM (1 Rank, 512Mx8 DDR3 SDRAMs $T_{CASE} = 0$ °C ~ 70 °C)

Symbol	Parameter/Condition	n	12800	Unit
I DD0	One bank; Active - Precharge		234	mA
I DD1	One bank; Active - Read - Precharge		324	mA
I DD2N	Precharge Standby Current		99	mA
IDD2NT	Precharge Standby ODT Current		117	mA
I DD2P	Precharge Power Down Current	Fast Mode	72	mA
T DD2P	Precharge Power Down Current	Slow Mode	72	mA
I DD2Q	Pecharge Quiet Standby Current	•	90	mA
I DD3N	Active Standby Current		189	mA
I DD3P	Active Power-Down Current		90	mA
I DD4R	Operating Current Burst Read		576	mA
I DD4W	Operating Current Burst Write		567	mA
I DD5B	Burst Refresh Current		1710	mA
I DD6	Self-Refresh Current: Normal Tempe	rature Range	108	mA
I DD7	Operating Bank Interleave Read Curr	rent	1089	mA
I DD8	Low precharge current		135	mA



11.PACKAGE DIMENSION

- (4GB, 1 Rank, 512Mx8 DDR3 base Mini-DIMMw/ECC)





12. RoHS Declaration

innodisk

宜鼎國際股份有限公司

Innodisk Corporation

Tel:(02)7703-3000 Fax:(02) 7703-3555 Internet: http://www.innodisk.com/

ROHS 自我宣告書(RoHS Declaration of Conformity)

Manufacturer Product: All Innodisk EM Flash and Dram products

一、 宣鼎國際股份有限公司(以下稱本公司)特此保證售予責公司之所有產品,皆符合歐盟 2011/65/EU 關於 RoHS 之規範要求。

Innodisk Corporation declares that all products sold to the company, are complied with European Union RoHS Directive (2011/65/EU) requirement

二、 本公司同意因本保證書或與本保證書相關事宜有所爭議時,雙方宜友好協商,達成協議。

Innodisk Corporation agrees that both parties shall settle any dispute arising from or in connection with this Declaration of Conformity by friendly negotiations.

Name of hazardous substance	Limited of RoHS ppm (mg/kg)
Cd	< 100 ppm
Pb	< 1000 ppm
Hg	< 1000 ppm
Chromium VI (Cr+6)	< 1000 ppm
Polybromodiphenyl ether (PBDE)	< 1000 ppm
Polybrominated Biphenyls (PBB)	< 1000 ppm

立 保 證 書 人 (Guarantor)

Company name 公司名稱: Innodisk Corporation 宜鼎國際股份有限公司

Company Representative 公司代表人: Richard Lee 李鐘亮

Company Representative Title 公司代表人職稱: CEO 執行長





Revision Log

Rev	Date	Modification
0.1	21 st January 2016	Preliminary Edition
1.0	21 st January 2016	Official released.