

Approval Sheet

Customer	
Product Number	M2UK-1GMF7CJ5-M
Module speed	PC2-5300
Pin	240 Pin
CL-tRCD-tRP	5-5-5
Operating Temp	0°C ~ 85°C
Date	11 st March 2019

The Total Solution For Industrial Flash Storage



1. Features

Key Parameter

Industry	Speed	Da	ta Rate MT/s	6	CL	tRCD	tRP
Nomenclature	Grade	CL=4	CL=5	CL=6	GL	tRCD	IKP
PC2-5300	К	533	667	-	5	5	5

- JEDEC Standard 240-pin Dual In-Line Memory Module
- Intend for 333MHz applications
- Inputs and Outputs are SSTL-18 compatible
- VDD=VDDQ= 1.8 Volt \pm 0.1
- · Differential clock input
- All inputs are sampled at the positive going edge of the system clock
- Bi-Directional data strobe with one clock cycle preamble and one-half clock post-amble
- Address and control signals are fully synchronous to positive clock edge.
- Auto Refresh and Self Refresh Modes support.
- Serial Presence Detect with EEPROM

- Automatic and controlled precharge commands.
- 14/10/1 Addressing (row/column/rank)-1GB
- Auto & self refresh 7.8 μ s (Tc \leq +85°C)
- Golden Contact
- DRAM Operation Temperature
- $0^{\circ}C \leq Tc \leq +85^{\circ}C$
- Programmable Device Operation:
 - Burst Type: Sequential or Inteleave
 - Operation: Burst Read and Write
 - Device CAS# Latency: 3,4,5
 - Burst Length: 4, 8
- RoHS Compliant (Section 13)



2. Ordering Information

DDR2 UDIMM						
Part Number	Density	Speed	DIMM Organization	Number of DRAM	Number of rank	ECC
M2UK-1GMF7CJ5-M	1GB	PC2-5300	128M x64	8	1	N/A



3. Pin Configurations (Front side/Back side)

-x64 UDIMM

			Fro	ont							Ba	ick			
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VREF	31	DQ19	61	A4	91	VSS	121	VSS	151	VSS	181	VDDQ	211	DM5
2	VSS	32	VSS	62	VDDQ	92	/DQS5	122	DQ4	152	DQ28	182	A3	212	NC
3	DQ0	33	DQ24	63	A2	93	DQS5	123	DQ5	153	DQ29	183	A1	213	VSS
4	DQ1	34	DQ25	64	VDD	94	VSS	124	VSS	154	VSS	184	VDD	214	DQ46
5	VSS	35	VSS	65	VSS	95	DQ42	125	DM0	155	DM3	185	CK0	215	DQ47
6	/DQS0	36	/DQS3	66	VSS	96	DQ43	126	NC	156	NC	186	/CKO	216	VSS
7	DQS0	37	DQS3	67	VDD	97	VSS	127	VSS	157	VSS	187	VDD	217	DQ52
8	VSS	38	VSS	68	NC	98	DQ48	128	DQ6	158	DQ30	188	A0	218	DQ53
9	DQ2	39	DQ26	69	VDD	99	DQ49	129	DQ7	159	DQ31	189	VDD	219	VSS
10	DQ3	40	DQ27	70	A10	100	VSS	130	VSS	160	VSS	190	BA1	220	CK2
11	VSS	41	VSS	71	BA0	101	SA2	131	DQ12	161	NC	191	VDDQ	221	/CK2
12	DQ8	42	NC	72	VDDQ	102	NC	132	DQ13	162	NC	192	/RAS	222	VSS
13	DQ9	43	NC	73	/WE	103	VSS	133	VSS	163	VSS	193	/S0	223	DM6
14	VSS	44	VSS	74	/CAS	104	/DQS6	134	DM1	164	NC	194	VDDQ	224	NC
15	/DQS1	45	NC	75	VDD	105	DQ\$6	135	NC	165	NC	195	ODT0	225	VSS
16	DQS1	46	NC	76	NC	106	VSS	136	VSS	166	VSS	196	NC/A13	226	DQ54
17	VSS	47	VSS	77	NC	107	DQ50	137	CK1	167	NC	197	VDD	227	DQ55
18	NC	48	NC	78	VDDQ	108	DQ51	138	/CK1	168	NC	198	VSS	228	VSS
19	NC	49	NC	79	VSS	109	VSS	139	VSS	169	VSS	199	DQ36	229	DQ60
20	VSS	50	VSS	80	DQ32	110	DQ56	140	DQ14	170	VDDQ	200	DQ37	230	DQ61
21	DQ10	51	VDDQ	81	DQ33	111	DQ57	141	DQ15	171	NC	201	VSS	231	VSS
22	DQ11	52	CKEO	82	VSS	112	VSS	142	VSS	172	VDD	202	DM4	232	DM7
23	VSS	53	VDD	83	/DQS4	113	/DQS7	143	DQ20	173	NC	203	NC	233	NC
24	DQ16	54	NC/BA2	84	DQS4	114	DQ\$7	144	DQ21	174	NC/A14	204	VSS	234	VSS
25	DQ17	55	NC	85	VSS	115	VSS	145	VSS	175	VDDQ	205	DQ38	235	DQ62
26	VSS	56	VDDQ	86	DQ34	116	DQ58	146	DM2	176	A12	206	DQ39	236	DQ63
27	/DQS2	57	A11	87	DQ35	117	DQ59	147	NC	177	A9	207	VSS	237	VSS
28	DQS2	58	A7	88	VSS	118	VSS	148	VSS	178	VDD	208	DQ44	238	VDDSPD
29	VSS	59	VDD	89	DQ40	119	SDA	149	DQ22	179	A8	209	DQ45	239	SA0
30	DQ18	60	A5	90	DQ41	120	SCL	150	DQ23	180	A6	210	VSS	240	SA1



4. Architecture

Pin Definition

Pin Name	Description	Pin Name	Description
A0–A15	SDRAM address bus	CK0–CK2	SDRAM clocks
AU-A15	SDRAIN address bus	CNU-CN2	(positive line of differential pair)
BA0–BA2	SDRAM bank select	/CK0–/CK2	SDRAM clocks
DAU-DAZ	SDRAW Dank Select	/UNU-/UNZ	(negative line of differential pair)
/RAS	SDRAM row address strobe	SCL	I ² C serial bus clock for EEPROM
/CAS	SDRAM column address strobe	SDA	I ² C serial bus data line for
/CAS	SDRAW column address strobe	SDA	EEPROM
/WΕ	SDRAM write enable	SA0-SA2	I ² C slave address select for
/VV ⊏	SDRAIM WHILE EHABIE	3AU-3AZ	EEPROM
/S0-/S1	DIMM Rank Select Lines	VDD*	SDRAM core power supply
CKE0-CKE1	SDRAM clock enable lines	VDDQ*	SDRAM I/O Driver power supply
ODT0-ODT1	On-die termination control lines	VREF	SDRAM I/O reference supply
DQ0-DQ63	DIMM memory data bus	VSS	Power supply return (ground)
CB0-CB7	DIMM ECC check bits	VDDSPD	Serial EEPROM positive power
			supply
DQS0-DQS8	SDRAM data strobes	NC	Spare pins (no connect)
	(positive line of differential pair)		
/DQS0-/DQS	SDRAM data strobes		Used by memory bus analysis
8	(negative line of differential	TEST	tools
	pair)		(unused on memory DIMMs)
	SDRAM data masks/high data		
DM0–DM8	strobes	RESET	Not used on UDIMM
	(x8-based x72 DIMMs)		
*The VDD and	VDDQ pins are tied common to	a single powe	er-plane on these designs.



5. Input/Output Functional Description

Symbol	Туре	Polarity	Function
			CK and /CK are differential clock inputs. All the DDR2
CK0 - CK2		Differential	SDRAM addr/cntl inputs are sampled on the crossing of
/CK0 -	SSTL	Differential	positive edge of CK and negative edge of /CK. Output
/CK2		crossing	(read) data is reference to the crossing of CK and /CK
			(Both directions of crossing)
			Activates the SDRAM CK signal when high and
CKE0 -	SSTL	Active High	deactivates the CK signal when low. By deactivating the
CKE1	SSIL	Active riigir	clocks, CKE low initiates the Power Down mode, or the
			Self Refresh mode
			Enables the associated SDRAM command decoder when
			low and disables the command decoder when high. When
/S0 - /S1	SSTL	Active High	the command decoder is disabled, new commands are
730 - 731	SSIL	Active riigir	ignored but previous operations continue. This signal
			provides for external rank selection on systems with
			multiple ranks
/RAS,	/RAS, SSTL Active High		/RAS, /CAS, and /WE (ALONG WITH /S) define the
/CAS, /WE	331L	Active riigir	command being entered.
ODT0 -			When high, termination resistance is enabled for all DQ,
ODT0	SSTL	Active High	DQS, /DQS and DM pins, assuming this function is
ODIT			enabled in the Extended Mode Register Set (EMRS).
VREF	Supply		Reference voltage for SSTL18 inputs.
			Power supply for the DDR2 SDRAM output buffers to
VDDQ	Supply		provide improved noise immunity. For all current DDR2
VDDQ	Supply		unbuffered DIMM designs, VDDQ shares the same power
			plane as VDD pins.
BA0 - BA2	SSTL	_	Selects which SDRAM bank of eight is activated.
			During a Bank Activate command cycle, Address input
			defines the row address (RA0-RA15) During a Read or
			Write command cycle, Address input defines the column
			address. In addition to the column address, AP is used to
A0 - A15	SSTL		invoke autoprecharge operation at the end of the burst
			read or write cycle. If AP is high, autoprecharge is selected
			and BA0, BA1, BA2 defines the bank to be precharged. If
			AP is low, autoprecharge is disabled.During a Precharge
			command cycle, AP is used in conjunction with BA0, BA1,




			BA2 to control which bank(s) to precharge. If AP is high, all
			banks will be precharged regardless of the state of
			BA0, BA1 or BA2. If AP is low, BA0, BA1 and BA2 are used
			to define which bank to precharge.
DQ0 -			
DQ63,	SSTL		Data and Check Bit Input/Output pins.
CB0 - CB7			· · ·
			DM is an input mask signal for write data. Input data is
			masked when DM is sampled High coincident with that
DM0 -	SSTL	Active High	input data during a write access. DM is sampled on both
DM8		•	edges of DQS. Although DM pins are input only, the DM
			loading matches the DQ and DQS loading.
			Power and ground for the DDR2 SDRAM input buffers, and
VDD, VSS	Supply		core logic. VDD and VDDQ pins are tied to VDD/VDDQ
ŕ	11.7		planes on these modules.
DQS0 -			Data strobe for input and output data. For Rawcards using
DQS8			x16 organized DRAMs, DQ0-7 connect to the LDQS pin of
/DQS0 -	SSTL		the DRAMs and DQ8-15 connect to the UDQS pin of the
/DQS8		orocomig	DRAM
72 00			These signals are tied at the system planar to either VSS
SA0 - SA2		_	or VDDSPD to configure the serial SPD EEPROM address
0/10 0/12			range.
			This bidirectional pin is used to transfer data into or out of
			the SPD EEPROM. An external resistor must be connected
SDA			from the SDA bus line to VDDSPD to act as a pullup on the
			· ·
			system board. This signal is used to cleak data into and out of the SDD.
			This signal is used to clock data into and out of the SPD
SCL		_	EEPROM. An external resistor may be connected from the
			SCL bus time to VDDSPD to act as a pullup on the system .
			board.
			Power supply for SPD EEPROM. This supply is separate
VDDSPD	Supply		from the VDD/VDDQ power plane. EEPROM supply is
			operable from 1.7V to 3.6V.



6. Function Block Diagram:

- (1 Rank, 128Mx8 DDR2 base SDRAM Module)





7. Absolute Maximum Ratings

Symbol	Parameter	Rating	Units	NOTE
Vdd	Voltage on VDD pin relative to Vss	-1.0V~2.3V	V	1
Vddq	Voltage on VDDQ pin relative to Vss	-0.5V~2.3V	V	1
VDDL	Voltage on VDDL pin relative to Vss	-0.5V~2.3V	V	1
VIN, VOUT	Voltage on any pin relative to Vss	-0.5V~2.3V	V	1
Тѕтс	Storage Temperature	-55 to +100	$^{\circ}\!\mathbb{C}$	1,2

NOTE:

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
 This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating
- 2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 3. VDD and VDDQ must be within 300mV of each other at all times; and VREF must be not greater than 0.6 x VDDQ. When VDD and VDDQ and VDDQ are less than 500mV, VREF may be equal to or less than 300mV.
- 4. Voltage on any input or I/O may not exceed voltage on VDDQ.

conditions for extended periods may affect reliability.



8. AC & DC Operating Conditions

9.1 Recommended DC operating Conditions

Sumbal	Parameter		Units	NOTE		
Symbol	Parameter	Min.	Тур.	Max.	Units	NOTE
Vdd	Supply Voltage	1.7	1.8	1.9	V	
Vddl	Supply Voltage for DLL	1.7	1.8	1.9	V	4
VDDQ	Supply Voltage for Output	1.7	1.8	1.9	V	4
Vref	Input Reference Voltage	0.49*Vddq	0.50*Vddq	0.51*Vddq	mV	1,2
Vтт	Termination Voltage	VREF-0.04	Vref	Vref+0.04	V	3

NOTE: There is no specific device VDD supply voltage requirement for SSTL-1.8 compliance. However under all conditions VDDQ must be less than or equal to VDD.

- 1. The value of VREF may be selected by the user to provide optimum noise margin in the system. Typically the value of VREF is expected to be about 0.5 x VDDQ of the transmitting device and VREF is expected to track variations in VDDQ.
- 2. Peak to peak AC noise on VREF may not exceed +/-2% VREF(DC).
- 3. VTT of transmitting device must track VREF of receiving device.
- 4. AC parameters are measured with VDD, VDDQ and VDDL tied together.

9.2 DRAM Operating Temperature Condition

Symbol	Parame	Rating	Units	Note	
T _{OPER}	Operating Temperature Range	Normal Temperature	0 to 85	°C	1,2

Note:

- 1. Operating Temperature TOPER is the case surface temperature on the center/top side of the DRAM.
- 2. $T_{CASE} > 85^{\circ}C \rightarrow T_{REFI} = 3.9 \mu s$. All DRAM specification only support $0^{\circ}C < T_{CASE} < 85^{\circ}C$



9.3 Input DC / AC Logic Level

Symbol	Parameter	Min.	Max.	Units	Note
Vıн(DC)	DC input logic	Vref+0.125	Vddq+0.3	V	
VIH(DC)	high	VREFT0.123	VDDQ+0.3	V	
VIL(DC)	DC input logic low	-0.3	Vref-0.125	V	
VIH(AC)	AC input logic	Vref+0.200	_	V	1
ViH(AC)	high	VREF+0.200	-	V	'
VIL(AC)	AC input logic low	-	Vref-0.200	V	1

NOTE:

1. For information related to VPEAK value, Refer to overshoot/undershoot specification in device operation and timing datasheet; maximum peak amplitude allowed for overshoot and undershoot.

9.4 AC Input Test Conditions

Symbol	Condition	Value	Units	NOTE
Vref	Input reference voltage	0.5*Vddq	V	1
Vswing(MAX)	Input signal maximum peak to peak swing	1.0	V	1
SLEW	Input signal minimum slew rate	1.0	V/ns	2,3

NOTE:

- 1. Input waveform timing is referenced to the input signal crossing through the VIH/IL(AC) level applied to the device under test.
- 2. The input signal minimum slew rate is to be maintained over the range from VREF to VIH(AC) min for rising edges and the range from VREF to VIL(AC) max for falling edges as shown in the below figure.
- 3. AC timings are referenced with input waveforms switching from $V_{IL}(AC)$ to $V_{IH}(AC)$ on the positive transitions and $V_{IH}(AC)$ to $V_{IL}(AC)$ on the negative transitions.



9. Operating, Standby, and Refresh Currents

- 1GB UDIMM (1 Rank, 128Mx8 DDR2 SDRAMs)

Symbol	Parameter/Condition	PC2-5300	Unit
I DD0	Operating Current: one bank; active/precharge; tRC = tRC (MIN); tCK = tCK (MIN); DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	480	mA
I DD1	Operating Current: one bank; active/read/precharge; Burst = 2; tRC = tRC (MIN); CL=2.5; tCK = tCK (MIN); IOUT = 0mA; address and control inputs changing once per clock cycle	560	mA
l dd2p	Precharge Power-Down Standby Current: all banks idle; power-down mode; CKE \leq VIL (MAX); tCK = tCK (MIN)	80	mA
I dd2n	Idle Standby Current: $CS \ge VIH$ (MIN); all banks idle; $CKE \ge VIH$ (MIN); $tCK = tCK$ (MIN); address and control inputs changing once per clock cycle	192	mA
I dd2Q	Precharge Quiet Standby Current: All banks idle; is HIGH; CKE is HIGH; $t_{CK} = t_{CK \text{ (MIN)}}$; Other control and address inputs are stable, Data bus inputs are floating.	192	mA
l dd3pf	Active Power-Down Current: All banks open; tCK = tCK (MIN), CKE is LOW; Other control and address inputs are STABLE, Data bus inputs are floating. MRS A12 bit is set to low (Fast Power-down Exit).	224	mA
I DD3PS	Active Power-Down Current: All banks open; tCK = tCK (MIN), CKE is LOW; Other control and address inputs are STABLE, Data bus inputs are floating. MRS A12 bit is set to high (Slow Power-down Exit).	160	mA
I dd3n	Active Standby Current: one bank; active/precharge; $CS \ge VIH$ (MIN); $CKE \ge VIH$ (MIN); $tRC = tRAS$ (MAX); $tCK = tCK$ (MIN); DQ , DM , and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	240	mA
I dd4w	Operating Current: one bank; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS inputs changing twice per clock cycle; CL=2.5; tCK = tCK (MIN)	920	mA
l dd4r	Operating Current: one bank; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS outputs changing twice per clock cycle; CL = 2.5; tCK = tCK (MIN); IOUT = 0mA	880	mA
l dd5	Auto-Refresh Current: tRC = tRFC (MIN)	1200	mA
I DD6	Self-Refresh Current: CKE ≤ 0.2V	56	mA
l dd7	Operating Current: four bank; four bank interleaving with BL = 4, address and control inputs randomly changing; 50% of data changing at every transfer; tRC = tRC (min); IOUT = 0mA.	1480	mA



10. AC Timing Specifications

O mark al	Parameter	PC2-5300		11. 2
Symbol		Min.	Max.	Unit
tAC	DQ output access time from CK/CK#	-0.45	+0.45	ns
tDQSCK	DQS output access time from CK/CK#	-0.40	+0.40	ns
tCH	CK high-level width	0.48	0.52	tcĸ
tCL	CK low-level width	0.48	0.52	tcĸ
tHP	Minimum half clk period for any given cycle; defined by clk high (tch) or clk low (tcl) time	tCH or tCL	-	tcĸ
tcĸ	Clock Cycle Time	3	8	ns
tDS	DQ and DM input setup time(differential data strobe)	0.1	-	ns
tDH	DQ and DM input hold time(differential data strobe)	0.175	-	ns
tıpw	Input pulse width	0.6	-	tcĸ
tDIPW	DQ and DM input pulse width (each input)	0.35	-	tcĸ
tHZ	Data-out high-impedance time from CK/XK	-	tACmax	ns
tLZ(DQS)	DQS low-impedance time from CK/XK	tACmin	tACmax	ns
tLZ(DQ)	DQ low-impedance time from CK/XK	2*t _{AC} min	t _{AC} max	ns
tDQSQ	DQS-DQ skew (DQS & associated DQ signals)	-	0.24	ns
tQHS	Data hold Skew Factor	-	0.34	ns
tQH	Data output hold time from DQS	tHP -	-	ns
tDQSS	Write command to 1st DQS latching transition	-0.25	+0.25	tCK
tDQSL,(H)	DQS input low (high) pulse width (write cycle)	0.35	-	tCK
tDSS	DQS falling edge to CK setup time (write cycle)	0.2	-	tcĸ
tDSH	DQS falling edge hold time from CK (write cycle)	0.2	-	tcĸ



tMRD	Mode register set command cycle time	2	-	tcĸ
twpst	Write postamble 0.40 0.60		0.60	tcĸ
tWPRE	Write preamble	0.35 -		tCK
tıн	Address and control input hold time 275 -		-	Ps
tis	Address and control input setup time	200	-	Ps
trpre	Read preamble	0.90	1.10	tcĸ
trpst	Read postamble	0.40	0.60	tcĸ
tRRD	Active bank A to Active bank B command	7.5	-	Ns
tDelay	Minimum time clocks remains ON after CKE asynchronously drops Low	tIS + tCK + tIH	-	Ns
trefi	Average Periodic Refresh Interval (85°C < T _{CASE} ≤ 95°C)	3.9		Ms
IKEFI	Average Periodic Refresh Interval $ (0^{\circ}C \leq T_{CASE} \leq 85^{\circ}C) $	7.8		Ms
toıT	OCD drive mode output delay	0	12	Ns
tCCD	CAS# to CAS# delay	2		tcĸ
twr	Write recovery time without Auto-Precharge	15	-	Ns
tDAL	Auto precharge write recovery + precharge time	WR+tRP	-	tcĸ
tWTR	Internal write to read command delay	7.5	-	Ns
tRTP	Internal read to precharge command delay	7.5		Ns
txsnr	Exit self refresh to a Non-read command	tRFC+10		Ns
txsrd	Exit self refresh to a Read command	200		tcĸ
tXP	Exit precharge power down to any Non- read command	2	-	tCK
txard	Exit active power down to read command	2	-	tcĸ
txards	Exit active power down to read command	7-AL		tcĸ
tCKE	CKE minimum pulse width	3		tcĸ
tAOND	ODT turn-on delay	2	2	tCK
tAON	ODT turn-on	tAC (min)	tAC (max) +0.7	Ns




tAONPD	ODT turn-on (Power down mode)	tAC (min) +2	2tCK + tAC(max) +1	Ns
tAOFD	ODT turn-off delay	2.5	2.5	tCK
tAOF	ODT turn-off	tAC(min	tAC(max) +0.6	Ns
tAOFPD	ODT turn-off (Power down mode)	tAC (min)+2	2.5tCK + tAC(max) +1	Ns
tANPD	ODT to power down entry latency	3		tCK
tAXPD	ODT power down exit latency	8		tCK

11. Speed Grade Definition

Symphol .	Parameter	PC2-5300		Unit	
Symbol		Min	Max	Unit	
tras	Row Active Time	45	70,000	ns	
tRC	Row Cycle Time	60	-	ns	
tRCD	RAS to CAS delay	15	-	ns	
tRP	Row Precharge Time	15	-	ns	



12. Physical Dimension



Note: All dimensions are in millimeters (mils) and should be kept within a tolerance of ± 0.15 (6), unless otherwise specified.



13. RoHS Declaration



宜鼎國際股份有限公司

Innodisk Corporation

Tel:(02)7703-3000 Fax:(02) 7703-3555 Internet: http://www.innodisk.com/

ROHS 自我宣告書(RoHS Declaration of Conformity)

Manufacturer Product: All Innodisk EM Flash and Dram products

- 一、宜鼎國際股份有限公司(以下稿本公司)特此保證售予責公司之所有產品,皆符合歐盟 2011/65/EU及(EU) 2015/863 關於 RoHS之規範要求。
 - Innodisk Corporation declares that all products sold to the company, are complied with European Union RoHS Directive (2011/65/EU) and (EU) 2015/863 requirement.
- 二、 本公司同意因本保證書或與本保證書相關事宜有所爭議時,雙方宜友好協商,達成協議。 Innodisk Corporation agrees that both parties shall settle any dispute arising from or in connection with this Declaration of Conformity by friendly negotiations.
- 三、 本公司聲明我們的產品符合 RoHS 指令的附件中(7a)、(7c-1)允許豁免。 We declare, our products permitted by the following exemptions specified in the Annex of the RoHS directive.
 - 48 (7a) Lead in high melting temperature type solders(i.e. lead-based alloys containing 85% by weight or more lead).
 - (7C-1) Electrical and electronic components containing lead in a glass or ceramic other
 than dielectric ceramic in capacitors, e.g. piezoelectric devices, or in a glass
 or ceramic matrix compound.

Name of hazardous substance	Limited of RoHS ppm (mg/kg)
\$5 (Pb)	< 1000 ppm
系(Hg)	< 1000 ppm
絲 (Cd)	< 100 ppm
六價絡 (Cr 6+)	< 1000 ppm
多溴啉苯 (PBBs)	< 1000 ppm
多溴二苯醚 (PBDEs)	< 1000 ppm
鄰苯二甲酸二(2-乙基己基)酯 (DEHP)	< 1000 ppm
那苯二甲酸丁酯苯甲酯 (BBP)	< 1000 ppm
鄰苯二甲酸二丁酯 (DBP)	< 1000 ppm
鄰苯二甲酸二基丁酯 (DIBP)	< 1000 ppm

立 保 證 書 人 (Guarantor)

Company name 公司名稱; Innodisk Corporation 宜鼎國際股份有限公司

Company Representative 公司代表人: Randy Chien 筋川勝

Company Representative Title 公司代表人職稱: Chairman 董事長







Revision Log

Rev	Date	Modification
0.1	26 th February 2018	Preliminary Edition
1.0	26 th February 2018	Official Release
1.1	11 st March 2019	Updated RoHS